

Computer Architecture

Tutorial - 2

Amdahl's Law

- In computer architecture ,Amdahl's law (or Amdahl's Argument) is a formula which gives the theoretical speedup in latency of the execution of a task at fixed workload that can be expected of a system whose resources are improved .It is named after the computer scientist Gene Amdahl.

The speedup formula is given by ,

$$\text{speedup} = \frac{\text{Execution time without enhancement}}{\text{Execution Time with enhancement}} = \frac{\text{Execution Time}_{\text{old}}}{\text{Execution Time}_{\text{new}}}$$

$$\text{Execution Time}_{\text{new}} = \text{Execution Time}_{\text{old}} \times ((1 - \text{Fraction}_{\text{enhanced}}) + (\frac{\text{Fraction}_{\text{Enhanced}}}{\text{Speedup}_{\text{Enhanced}}}))$$

$$\text{overall speedup} = 1 / ((1 - \text{Fraction}_{\text{enhanced}}) + (\frac{\text{Fraction}_{\text{Enhanced}}}{\text{Speedup}_{\text{Enhanced}}}))$$

Examples for Amdahl's law

a) Given , $\text{Speedup}_{\text{enhanced}} = 20$

$\text{Fraction}_{\text{enhanced}} = 0.5$

overall speedup = ?

$$\text{overall speedup} = 1 / ((1 - 0.5) + 0.5 / 20) = 1.105$$

b) Given , $\text{Speedup}_{\text{enhanced}} = 16$

$\text{Fraction}_{\text{enhanced}} = 0.6$

overall speedup = ?

$$\text{overall speedup} = 1 / ((1 - 0.6) + 0.6 / 16) = 2.286.$$

Tutorial -2

Performance Metrics

Q1. A program is executed for 1 sec ,on a processor with a clock cycle of 25 nsec and $\text{Throughput}_1 = 20 \text{ MIPS}$.

- a) How many cycles are used by an instruction , for the program?
- b) Let us assume that ,given some optimization techniques ,the throughput of the program is optimized. In the new case, the 20% of the program instructions is executed with $\text{CPI}=1$,while the fraction of remaining instructions (80%) is executed with the same CPI.How much is the Speed Up from the case (1) to the case (2) ? How much is the Throughput_2 expressed in MIPS?

Solution -1

a) CASE 1 :Given , Execution time of program = 1 sec

clock cycle time =25 nsec => clock rate = $1/25 \text{ nsec} = 0.04 \text{ Ghz} = 40 \text{ Mhz}$

Throughput $_1 = 20 \text{ MIPS}$

CPI = ?

we know Throughput in MIPS = $(\text{Clock rate})/\text{CPI} \times 10^6$

=> $\text{CPI} = \text{clock rate} / \text{throughput} \times 10^6$

$= 40 \times 10^6 / 20 \times 10^6 = 2 .$

=> CPI of the given program is 2 cycles.

b) CASE 2 :Given , For 20% of program CPI =1.

80% of program CPI =2

case1 , Throughput $_1 = 20 \text{ MIPS}$

Speedup from case 1 to case 2 =?

Throughput $_2$ of case2 =?

Solution -1

improvement in CPI of fraction of instructions (fraction of Enhancement)
 $=20/100=0.2$

Enhanced CPI = 1 for 20% instructions

Speedup enhanced in CPI for 20% instructions = old cpi /newcpi = 2/1=2.

Overall speedup from case1 to case 2 is given by **Amdahl's law**

Speedup = $1 / ((1 - \text{fraction enhanced}) + \text{fraction enhanced} / \text{speedup})$

$$\Rightarrow \text{Speedup} = 1 / ((1 - 0.2) + 0.2/2) = 1.11$$

$$\Rightarrow \text{Throughput}_2 = \text{speedup} \times \text{Throughput}_1 = 1.11 \times 20 = 22.2$$

Tutorial -2

Performance Metrics

Q2. A program is executed for 1 sec ,on a processor with a clock cycle of 100 nsec and $CPI_1 = 1.5$.

- a) How much is the Throughput₁ expressed in MIPS ?
- b) Let us assume that ,given some optimization techniques ,30% of the program instructions is executed with $CPI = 1$,while the fraction of remaining instructions (70%) is executed with the same CPI.HOW much is the Throughput expressed in MIPS ? How much is the speedup from case(1) to the case(2) ?

Solution -2

- a) Given , Execution time of program =1 sec
clock cycle time = 100 nsec \Rightarrow clock rate = 10 MHz
 $CPI_1 = 1.5$.
Throughput₁ = ?
we know Throughput in MIPS = (Clock rate)/CPI $\times 10^6$
 \Rightarrow Throughput₁ = $(10 \times 10^6) / 1.5 \times 10^6 = 10/1.5 = 6.67$

- b) Fraction of instructions for which CPI is enhanced (Fraction Enhanced)= 30/100
= 0.3 .

Enhanced cpi =1

Speedup in CPI = $CPI_{old} / CPI_{new} = 1.5 / 1 = 1.5$

overall speedup from case1 to case2

using (Amdahl's law) = $1 / ((1-0.3) + 0.3/1.5) = 1.11$

Solution 2

b) contd...

overall speedup in terms of speedup is given by $\text{speedup} = \text{Throughput}_2 / \text{Throughput}_1$

$$\Rightarrow \text{Throughput}_2 = \text{speedup} \times \text{Throughput}_1 = 1.11 \times 6.67 = 7.4$$

Tutorial -2

Performance Metrics

Q3.

a) A program is executed for 1 sec ,on a processor with a clock cycle of 25 nsec and $\text{Throughput}_1 = 30 \text{ MIPS}$.How much is the CPI_1 for this program?

b) Let us consider a computer executing the following mix of instructions:

Instructions	Frequency	Clock cycles
ALU	75	1
LOAD	10	8
STORE	10	4
BRANCH	5	3

Tutorial -2

Performance Metrics

Q3. b) contd

i) how much is the CPI average (1) assuming a clock period of 3 nsec ?

How much is the Throughput expressed in MIPS ,in the case(1)?

ii) How much is the speedup assuming that, introducing an optimized data cache ,load instructions require 2 clock cycles ?

iii) How much is the Speedup assuming that, introducing an optimized branch unit,branch instructions require 1 clock cycles?

iv) How much is the speedup assuming to introduce 4 ALUs working in parallel ?

v) How much is the speedup assuming to introduce all together the above optimizations?

Solution-3

a) Given , execution time of program =1 sec.

Throughput₁ = 30 MIPS

CCT = 25nsec => clock rate= 40 MHz

CPI₁ = ?

$$\Rightarrow \text{cpi} = \text{clock rate} / (\text{MIPS} \times 10^6)$$

$$\Rightarrow \text{CPI}_1 = 40 \times 10^6 / (30 \times 10^6) = 1.33.$$

Solution-3

b) Given , clock period = 3 nsec
=> clock rate = 333 MHz.

Instructions	Frequency	Clock cycles
ALU	75	1
LOAD	10	8
STORE	10	4
BRANCH	5	3

i.) Average cpi = $75/100 * 1 + 10/100 * 8 + 10/100 * 4 + 5/100 * 3 = 2.1$.

ii) MIPS = Clock rate / (cpi x 10^6)
= $(333 * 10^6) / (2.1 * 10^6)$
= 158.57

Solution-3

b)

ii.) How much is the speedup assuming that, introducing an optimized data cache ,load instructions require 2 clock cycles ?

$$\text{sol . } \text{CPI}_2 = \text{CPI}_{2 \text{ average}} = 0.75 * 1 + 0.1 * 2 + 0.1 * 4 + 0.05 * 2 = 1.45$$

$$\text{speedup} = \text{CPI}_1 / \text{CPI}_2 = 2.1 / 1.45 = 1.448$$

iii.) How much is the SpeedUP assuming that, introducing an optimized branch unit, branch instructions require 1 clock cycles?

$$\text{Sol. } \text{CPI}_3 = \text{CPI}_{3 \text{ average}} = 0.75 * 1 + 0.1 * 8 + 0.1 * 4 + 0.05 * 1 = 2$$

$$\text{speedup} = \text{CPI}_1 / \text{CPI}_3 = 2.1 / 2 = 1.05.$$

Solution-3

b)

iv.) How much is the speedup assuming to introduce 2 ALUs working in parallel ?

$$\text{sol. } \text{CPI}_4 = \text{CPI}_{4 \text{ average}} = 0.1875 * 1 + 0.1 * 8 + 0.1 * 4 + 0.05 * 3 = 1.54$$
$$\text{speedup} = \text{CPI}_1 / \text{CPI}_4 = 2.1 / 1.54 = 1.36.$$

v) How much is the speedup assuming to introduce all together the above optimizations?

$$\text{sol. } \text{CPI}_5 = \text{CPI}_{5 \text{ average}} = 0.1875 * 1 + 0.1 * 2 + 0.1 * 4 + 0.05 * 1 = 0.8375$$
$$\text{speedup} = \text{CPI}_1 / \text{CPI}_4 = 2.1 / 0.8375 = 2.51$$

Tutorial -2

Performance Metrics

- Q4. You have a system that contains a special processor for doing floating-point operations. You have determined that 50% of your computations can use the floating-point processor . The speedup of the floating point processor is 15.
- a) compute the overall speedup achieved by using the floating-point processor.
 - b) Compute the overall speedup achieved if you modify the compiler so that 75% of the computations can use the floating-point processor.

Solution-4

a) Given ,

$$\text{Fraction}_{\text{enhanced}} = 0.5, \text{speedup}_{\text{enhanced}} = 15.$$

$$\text{overall speedup} = ?$$

$$\text{overall speedup} = 1/((1-0.5) + 0.5/15) = 1/(0.5 + 0.033) = 1.876.$$

b) Given ,

$$\text{Fraction}_{\text{enhanced}} = 0.75, \text{speedup}_{\text{enhanced}} = 15.$$

$$\text{overall speedup} = ?$$

$$\text{overall speedup} = 1/((1-0.75) + 0.75/15) = 1/(0.25 + 0.05) = 3.33.$$