Birla Institute of Technology and Science – Pilani, Hyderabad/Goa Campus **Second Semester 2018-19**

CS F342: Computer Architecture Comprehensive Exam (PART A, Closed Book)

ime: 2:00P	M – 4:00PM	Date: 13 th May		Max	
D No:		Name:			
	er all the questions in t				
	blanks (Answer in the b				
	hen CPU performs a wr				
	e corresponding copy in plied.	the memory ar	re update	d 11 the	cache-write policy is
ар	pricu.			(i)	
	the cache miss rate can b	-	creasing	the width of a cach	ne block. This reduction
is	due to the proj	perty of cache.		(ii)	
(iii)	should be consid	dered for design	ing the c	ooling requiremen	t of a processor.
· · · · ·				(iii)	1
				(111)	
<i>(</i> ')	1 1			11 1	1
	desktop computer with tegorized as	out screen or k	eyboard	usually accessed	via a network can be
La.	legorized as			(iv)	
				(11)	
	<u> </u>			(17)	
	ne sequence of instruction	ıs given below t			pers which are stored in
. Change th	·	_	to find th e: No pa	e gcd of two numb	M]
. Change th	ne sequence of instruction	_	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	
Change th	ne sequence of instruction ocations pointed by \$t0 a	_	to find th e: No pa	e gcd of two numb	M]
Change the memory le	ne sequence of instruction	_	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
Change the memory lo	ne sequence of instruction ocations pointed by \$t0 a lw \$s0, 0(\$t0)	_	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
Change the memory leads 1.	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0)	_	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
Change the memory lot. 1. 2. 3.	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0) slt \$t3, \$s0, \$s1	_	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
Change the memory letter 1. 2. 3. 4.	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0) slt \$t3, \$s0, \$s1 sub \$s1, \$s1, \$s0	_	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
1. 2. 3. 4. 5. L2:	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0) slt \$t3, \$s0, \$s1 sub \$s1, \$s0, \$s1	_	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
1. 2. 3. 4. 5. L2: 6.	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0) slt \$t3, \$s0, \$s1 sub \$s1, \$s1, \$s0 sub \$s2, \$s2, \$s1 beq \$t3, \$zero, L2	_	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
1. 2. 3. 4. 5. L2: 6. 7.	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0) slt \$t3, \$s0, \$s1 sub \$s1, \$s1, \$s0 sub \$s0, \$s0, \$s1 beq \$t3, \$zero, L2 j L1	_	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
1. 2. 3. 4. 5. L2: 6. 7. 8. 9. L1:	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0) slt \$t3, \$s0, \$s1 sub \$s1, \$s1, \$s0 sub \$s0, \$s0, \$s1 beq \$t3, \$zero, L2 j L1 j L1	_	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
1. 2. 3. 4. 5. L2: 6. 7. 8. 9. L1:	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0) slt \$t3, \$s0, \$s1 sub \$s1, \$s1, \$s0 sub \$s0, \$s0, \$s1 beq \$t3, \$zero, L2 j L1 j L1 beq \$s0, \$s1, EXIT	and \$t0+4. (Not	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
1. 2. 3. 4. 5. L2: 6. 7. 8. 9. L1: 10. EXIT	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0) slt \$t3, \$s0, \$s1 sub \$s1, \$s1, \$s0 sub \$s0, \$s0, \$s1 beq \$t3, \$zero, L2 j L1 j L1 beq \$s0, \$s1, EXIT T: sw \$s0, 8(\$t0)	and \$t0+4. (Not	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
1. 2. 3. 4. 5. L2: 6. 7. 8. 9. L1: 10. EXIT	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0) slt \$t3, \$s0, \$s1 sub \$s1, \$s1, \$s0 sub \$s0, \$s0, \$s1 beq \$t3, \$zero, L2 j L1 j L1 beq \$s0, \$s1, EXIT T: sw \$s0, 8(\$t0)	and \$t0+4. (Not	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]
1. 2. 3. 4. 5. L2: 6. 7. 8. 9. L1: 10. EXIT	lw \$s0, 0(\$t0) lw \$s1, 4(\$t0) slt \$t3, \$s0, \$s1 sub \$s1, \$s1, \$s0 sub \$s0, \$s0, \$s1 beq \$t3, \$zero, L2 j L1 j L1 beq \$s0, \$s1, EXIT T: sw \$s0, 8(\$t0)	and \$t0+4. (Not	to find th e: No pa	e gcd of two numb rtial marking) [8] nswer: Correct Se	M]

register used for converting pseudo instructions): [2+2+2+2=8M]

1)	bge \$s0, \$s1, LABEL	A) slt \$at, \$s1, \$s0
		bne \$at, \$zero, LABEL
2)	bgt \$s0, \$s1, LABEL	B) slt \$at, \$s1, \$s0
		beq \$at, \$zero, LABEL
3)	ble \$s0, \$s1, LABEL	C) slt \$at, \$s0, \$s1
		bne \$at, \$zero, LABEL
4)	blt \$s0, \$s1, LABEL	D) slt \$at, \$s0, \$s1
		beq \$at, \$zero, LABEL

nswer		
1) -	→	
2) -	—	
3) -	→	
4) -	→	

4.	Assume you have a 32-bit, byte-addressed machine with virt address whose two high-order bits are 11 is treated as unmapp in privileged mode—i.e. by the operating system—and bypass the questions below. Your answer can be expressed as multip MB, GB, or TB as appropriate. (Note: No partial marking)	ed. These addresses are only accessible s virtual address translation. Answer all ble of a power of 2, or in terms of KB,
	(i) What is the maximum amount of physical memory this system can address?	(i)

(ii)	What is the maximum amount of virtual memory any single user process/program on this system can address?
(iii)	How many virtual pages are available to each process, assuming page size as 4KB?

(iv)	Assuming each page table entry is 4 bytes, how much
	memory would a page table require?

Α	nswers:
	(i)
	(ii)
	(iii)
	(iv)

5. A processor has the following specifications:

Word size is 16-bits; No. of blocks in cache is 8; Cache block size is 1 word; Cache uses LRU replacement policy and Write back scheme; Main memory is word addressable (not byte addressable as in MIPS); (Assume 'V' \rightarrow Valid bit, 'D' \rightarrow Dirty bit)

For the given sequence of operations, complete the tables of the L1 cache contents, assuming a

i) 2-way set associative cache and ii) 4-way set associative cache, after all operations have been complete.

Write the full memory address in each cache entry rather than just the tag bits so you can easily write it in hexadecimal. The LRU column should contain a natural number (1, 2.....) where lowest number represents the most recently used item, and highest number represents the least recently used. Assume that all cache lines are invalid when the sequence of operations starts.

Sequence:

Read 0x4949 from address 0xF222
Read 0xAAAA from address 0x6767
Read 0x2345 from address 0xCABB
Read 0x1188 from address 0xFACE
Read 0x4444 from address 0xDAC1
Read 0xACED from address 0xACED
Read 0x9999 from address 0x5876
Write 0x8201 to address 0x8640
Read 0x4444 from address 0x1234
Read 0x1776 from address 0xBEDD
Write 0x2017 to address 0x4582

(Note: No Partial Marking. All the entries have to be correct to get the full marks) [8M+8M] 2- Way set Associative Cache 4- Way set Associative Cache

Set	Address	Data	V	D	LRU
0					
0					
1					
1					
2					
2					
3					
3					

Set	Address	Data	V	D	LRU
SCI	Addiess	Data	*	ים	LICO
0					
0					
0					
0					
1					
1					
1					
1					

6.	An image of resolution 100 X 100 should be troperating at 20MHz. Assume that this procinstructions. The transformation involves increasing contrast (multiplying each 8-bit) Provide instruction sequence (using not more specifications above). Assume the pixels of the of this array is stored in \$11. The transformed as original pixels. ii) Calculate no of clock cycles and the execution given 100 x 100 resolution image, assuming compiler does not have the capability to reinstruction memory and data memory access (i) [4M]	tio	sor does not sing brightness ixel by 4). Than 8 instructionage are store pixels should but time require orwarding is all der instructions	ons d flows to	sport branch and multiplication dding each 8-bit pixel by 3) and s) to transform two pixels (as per s array in memory, initial address stored back in the same locations for transforming all the pixels of red to input of EX stage only and o reduce stalls. Also assume that
	No Instruction Sequence		(Show your m	nair	n calculations below)
	1 2 3 4 5 6 7 8 8		No. of clock c	-	es required for transforming 100 x age =
			Execution time image =	e fo	or transforming 100 x 100 resolution
7.	. The IEEE Standard for Floating-Point Arithm point arithmetic established in 1985 by the Ins Answer all the questions below related to float	tit	ute of Electrica	ıl aı	nd Electronics Engineers (IEEE).
	(i) Determine the decimal number (accurate digits after decimal point) represented IEEE-754 floating point number 0x44FC	b	y the 32-bit		(i)
	(ii) Convert decimal number 11.52 into IE precision floating point format and hexadecimal.		_		(ii)
	(iii) Two 32-bit numbers A and B are given floating point (IEEE 754) adder (wit stage). The 32-bit output of this floating C. Assuming that the hexadecimal no 0x41080000 and B is 0x425E000 hexadecimal notation of C.	tho g p otat	out rounding oint adder is		(iii)

Name:

ID No:

(i) Given the following code for a stack based ISA, where 'add' represents addition operation and 'mul' represents multiplication operation, determine the expression implemented by the code. push A	(i) Expression:
push B add push C mul pop D	(ii) Code for Accumulator based ISA
(ii) Write the code to implement the expression found in 8 (i) for Accumulator based ISA.(iii) List one major disadvantage of stack based ISA.	
(iii) Disadvantage of Stack based ISA:	
Answer the following in in short sentences (up to 15 word	om a disk into main memory is compos
Answer the following in in short sentences (up to 15 work) The amount of time required to read a block of data fr	om a disk into main memory is compose time refers to the time taken to/for
Answer the following in in short sentences (up to 15 work (i)) The amount of time required to read a block of data frof seek time, rotational latency, and transfer time. Seek (ii) List one advantage of arbitration scheme used in P	om a disk into main memory is compose time refers to the time taken to/for
Answer the following in in short sentences (up to 15 work (i)) The amount of time required to read a block of data frof seek time, rotational latency, and transfer time. Seek (ii) List one advantage of arbitration scheme used in P	om a disk into main memory is composed time refers to the time taken to/for CI bus, with respect to bus priority a
Answer the following in in short sentences (up to 15 word) The amount of time required to read a block of data frof seek time, rotational latency, and transfer time. Seek ii) List one advantage of arbitration scheme used in P fairness.	om a disk into main memory is composed time refers to the time taken to/for CI bus, with respect to bus priority a
Answer the following in in short sentences (up to 15 word) The amount of time required to read a block of data frof seek time, rotational latency, and transfer time. Seek List one advantage of arbitration scheme used in P fairness. List two ways to improve Mean Time To Failure (MT)	om a disk into main memory is composed time refers to the time taken to/for CI bus, with respect to bus priority a

ID No:	Name:

Additional Space:

