

Note: Answer all the questions in the same sequence.

1. The table below shows the instruction type breakdown and the CPI of each instruction type of a given application running on a 3GHz StoneBear 438 processor. Assume the application has a total of 2×10^9 instructions.

Instruction Type	Percentage of Instruction Count	CPI
Integer	55%	1
Load/Store	30%	3
Branch	15%	4

- (i) What is the total execution time of the given application?
(ii) A revised version of StoneBear 438 processor raises the clock rate to 4GHz, but also increases the CPI of Load/Store instructions to 12. What's the speedup of this revised version vs the original? [8]

Solution:

$$\begin{aligned}\text{Total execution time} &= \text{CPI} * \# \text{ of Instructions} * \text{clock cycle period} \\ &= (0.55*1 + 0.30*3 + 0.15*4) * 2e9 * 0.33e-9 \\ &= 1.367\end{aligned}$$

[3 Marks]

$$\begin{aligned}\text{Total execution time} &= \text{CPI} * \# \text{ of Instructions} * \text{clock cycle period} \\ &= (0.55*1 + 0.30*12 + 0.15*4) * 2e9 * 0.25e-9 \\ &= 2.375s\end{aligned}$$

[3 Marks]

$$\text{SpeedUp} = \text{new time/old time} = 1.367/2.375 = 0.576$$


[2 Marks]

2. We want to perform an operation called **bcp**, which stands for block-copy where a sequence of words are copied from one portion in memory to another. Assume \$t1 has the starting address of the destination, \$t2 has the starting address of the source, and \$t3 has the number of words to be copied. Given that contents of the three registers need not be preserved, Write the assembly code to translate this pseudo-instruction to an appropriate block of MIPS assemble code. Your code must be as efficient (not more than 8 instructions) as possible, and commented appropriately. [10 Marks]

Solution:

No.	Instruction Sequence
1	Loop: beq \$t3, \$zero, EXIT // (check for 0-word copy)
2	lw \$s0, 0(\$t2) // (load word from source)
3	sw \$s0, 0(\$t1) // (store word to destination)
4	addi \$t1, \$t1, 4 // (increment destination pointer)
5	addi \$t2, \$t2, 4 // (increment source pointer)
6	addi \$t3, \$t3, -1 // (decrement counter)
7	J Loop // (loop)
	EXIT:

3. Data path and control for a lw, sw, R-type and Branch instructions of MIPS is shown in the figure.



The design has to be modified to support a new instruction **beqzr reg1, reg2** (register indirect conditional branch if zero) which is not part of MIPS ISA. The example usage of this instruction is as below:

beqzr \$t2, \$s0;


L1:

This instruction checks if **\$t2** (in this example) contains zero. If (**\$t2==0**) then the instruction branches to an address which is specified in the register **\$s0** (in this example), else next instruction i.e. instruction at L1 is executed.

- Determine and explain a suitable instruction code format for supporting **beqzr** instruction.
- Draw the datapath (digital blocks, additional control signals) that is required to support the **beqzr** instruction in simplest manner possible. (Draw only **extra datapath blocks** and show the additional control signals. For the extra datapath blocks clearly mention from which block(s) are the inputs coming and to which block(s) are the outputs going). [12]


Solution:

(a) Since the instruction requires two register fields two five bit fields can be used to specify registers & one 6-bit field to specify opcode.



[3 Marks]

Modified datapath to accommodate beqzr instruction



[9 Marks]

4. Consider a hypothetical (not MIPS) instruction pipeline with five stages without any branch prediction. The five stages are Instruction Fetch (IF), Instruction Decode (ID), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for IF, ID, FO, EI and WO are 5 ns, 7 ns, 10 ns, 8 ns and 6 ns, respectively. There are intermediate storage registers after each stage and the delay of each register is 1 ns. A program consisting of 10 instructions I1, I2... I10 is executed in this pipelined processor. Instruction I4 is the only branch instruction and its branch target is I9. The branch is Taken during the execution of this program.

(i) Draw the pipeline diagram/layout with respect to time for the above program. (Your answer should be in tabular form as shown in example below)

Instruction	Clock Cycle 1	Clock Cycle 2	Clock Cycle 3	Clock Cycle 4	Clock Cycle 5			
I1	IF	ID	FO	EI	WO				
I2		IF	ID	FO			

(ii) Compute the time (in ns) required to complete the program. [13]

Solution:

Instruction	Clock Cycle (CC)1	CC 2	CC3	CC4	CC5	CC6	CC7	CC8	CC9	CC10	CC11	CC12	CC13
I1	IF	ID	FO	EI	WO								
I2		IF	ID	FO	EI	WO							
I3			IF	ID	FO	EI	WO						
I4				IF	ID	FO	EI	WO					
I5					IF	ID	FO	-----	-----				
I6						IF	ID	-----	-----	-----			
I7							IF	-----	-----	-----	-----		
I9								IF	ID	FO	EI	WO	
I10									IF	ID	FO	EI	WO

[10 Marks]

Time required to complete the program is 13 clock cycles x Clock period = 13 x (10+1)=143ns [3 Marks]

5. Assume that following is the outcome of a particular branch when it was executed within a loop:

Table 1

Branch Occurrence	1	2	3	4	5	6	7	8	9	10	11	12
Outcomes	T	T	T	NT	T	T	T	NT	T	T	T	NT
Predictions	?	?	?	?	?	?	?	?	?	?	?	?

For the above outcomes:

- (i) Determine the predictions and percentage of mis-prediction for a static predictor which always predicts "Branch Taken"?

Branch Occurrence	1	2	3	4	5	6	7	8	9	10	11	12
Outcomes	T	T	T	NT	T	T	T	NT	T	T	T	NT
Predictions	T	T	T	T	T	T	T	T	T	T	T	T


Percentage of mis-prediction = (3/12) x 100 = 25% [2 Marks]

- (ii) Determine the predictions and percentage of mis-prediction for a static predictor which always predicts "Branch Not Taken"?

Branch Occurrence	1	2	3	4	5	6	7	8	9	10	11	12
Outcomes	T	T	T	NT	T	T	T	NT	T	T	T	NT
Predictions	NT	NT	NT	NT	NT	NT	NT	NT	NT	NT	NT	NT

Percentage of mis-prediction = (9/12) x 100 = 75% [2 Marks]

- (iii) Draw the FSM for a 2-bit dynamic branch predictor (such that the prediction changes from NT to T, OR T to NT only if two successive predictions are wrong). Determine the predictions and percentage of mis-prediction for a 2-bit dynamic predictor which is initialized to Strongly Not-Taken?



[4 Marks]

Branch Occurrence	1	2	3	4	5	6	7	8	9	10	11	12
Outcomes	T	T	T	NT	T	T	T	NT	T	T	T	NT
Predictions	NT	NT	T	T	T	T	T	T	T	T	T	T

Percentage of mis-prediction = $(5/12) \times 100 = 41.66\%$ [2 Marks]

- (iv) Assume that in a typical execution, 80% of your instructions are branches that follow the above outcome pattern. Currently there is a Static “Branch Not Taken” predictor in your machine. In order to optimize the program, you can either change the predictor to a 2-bit predictor or you can change the code and reduce the number of branch instructions by half. Compute the speedup for each alternative. Which optimization is the best choice? (The predictions for different branch predictors should be written in tabular form as shown in Table 1)

$$\text{CPI-predict-not-taken} = \text{not_branches} \times \text{no_branch_cpi} + \text{branches} \times \text{mis_predict_rate} \times \text{mispredict_CPI} + \text{branches} \times (1 - \text{mis_predict_rate}) \times \text{correct_predict_CPI}$$

$$\text{CPI-predict-not-taken} = 0.2 \times 1 + 0.8 \times 0.75 \times (2 + 1) + 0.8 \times 0.25 \times 1 = 2.2$$

$$\text{CPI-fewer-branches} = 0.6 \times 1 + 0.4 \times 0.75 \times (2 + 1) + 0.4 \times 0.25 \times 1 = 1.6$$

$$\text{CPI-two-bit} = 0.2 \times 1 + 0.8 \times 0.416 \times (2 + 1) + 0.8 \times (1 - 0.416) \times 1 = 1.66$$

$$\text{Speedup-fewer-branches} = 2.2/1.6 = 1.375$$

$$\text{Speedup-2-bit} = 2.2/1.66 = 1.325$$

Second option is better

[7Marks]