BITS Pilani, Hyderabad Campus

Comprehensive Exam First Semester 2020-21

Computer Architecture (CS F342) Date: 16-December-2020(AN)

Time: 2 hrs Mode: Open Book

Note: This question paper contains three sections. Section B is MCQ type with a negative marking of 25% for each wrong answer. Section A and B is to be answered in google form. Section C is to be answered in a separate answer sheet.

Section-A

Fill in the blanks with **ONE WORD ONLY**. [10X1=10]

1.	The memory which is used to store the copy of data or instructions stored in larger memories, inside the CPU is called [Registers]
2.	The primary reason to partition a memory into data and instruction memory is resolve hazard. [structural]
3.	The effectiveness of the cache memory is based on the property of [locality of reference]
4.	The bit used to signify that the cache location is updated is [dirty bit]
5.	The process where a content is directly written into main memory without first transferring the content to the cache under write miss is called [No-write allocate]
6.	In addressing the 26 bits jump address is shifted and concatenated with the upper 4 bits of the PC. [pseudo-direct]
7.	instruction is used (besides lui) to load a 32-bit immediate value into a register.
8.	The value -5.678 when rounded to nearest 2 decimal places and ties away from zero will be [-5.68]
9.	The values of control signals ALUSrc, PCSrc, MemRead, and MemToReg for a lw instruction will be [1, 0, 1, 1] (Note: No partial marking)
10.	The architecture which has multiple processing elements operating on a single data is called [MISD]

Section B MCQs: [12 marks]

1. A certain processor uses a fully-associative cache size of 16kB. The cache block size is 16 bytes. Assume that the main memory is byte addressable and uses a 32-bit address.

How many bits are required for the Tag and the Index fields respectively in the address generated by the processor? [2]

- a) 24bits and 0bits
- b) 28 bits and 4 bits
- c) 24 bits and 4 bits
- d) 28bits and 0 bits
- 2. What instruction(s) must be used to convert beq \$s0, \$s1, L1 instruction to make a far jump? [1]
 - a) bne \$s0, \$s1, L2
 - b) bne \$s0, \$s1, L2 and j L1
 - c) beg \$s0, \$s1, L2 and jr L1
 - d) beq \$s0, \$s1, L2 and j L1
- 3. Consider the following processor design characteristics: [2]
 - i) Register-to-register arithmetic operations only
 - ii) Fixed-length instruction format
 - iii) Non-programmable control unit

Which of the characteristics above are used in the design of a RISC processor?

- (a) (i) and (ii) only
- (b) (ii) and (iii) only
- (c) (i) and (iii) only
- (d) (i), (ii) and (iii)
- 4. Assume that there are 4 stages in the pipeline IF, ID, EX and WB. Assume that there are n instructions to be executed and any instruction has a RAW dependency on the previous instruction (except the first instruction). Assuming that there is no data forwarding is used, the number of cycles that will be required to complete execution of all the instructions are:
 - [4]
 - (a) 4n
 - (b) 4+3n
 - (c) 4+3(n-1)
 - (d) 2+3n
- 5. Consider the unsigned fixed point binary number representation below, b7b6b5b4b3.b2b1b0

where position of the binary point is between b3 and b2. Assume b7 is msb. Which of the decimal numbers listed below cannot be represented exactly in the above representation:

[2]

- (i) 31.500
- (ii) 0.875
- (iii) 12.100
- (iv) 3.001

(a) (iii), (iv)

- (b) (ii), (iii), (iv)
- (c) Only (iv)
- (d) None of them can be represented

- 6. Which of the following is/are true for a 'for' loop: [1]
 - (i) it has temporal locality of reference
 - (ii) it has spatial locality of reference
 - (iii) has 90% prediction accuracy when 1-bit local predictor is used with NT as starting state
 - (iv) has 90% prediction accuracy when 1-bit local predictor is used with T as starting state
- (a) (i) and (iii)

(b) (ii) and (iii)

- (c) (i), (ii), (iv)
- (d) (ii) and (iv)

Section C [38 marks] (Note: answer this section in a separate sheet)

- Q1. [a] In IEEE-754 single precision floating point representation, how may numbers can we represent in the interval [10, 16)? You may leave your answer in powers of 2. [4]
- [b] If we use 7 exponent bits, a denormalized exponent of -62, and 24 mantissa bits in floating point, what is the largest positive number power of 2 that we can multiply with 1 to get underflow? [2]

```
In single Precision represent at 10.00 = 1010 x 20 stool bobbbs
     16.00 = 1.0000 ×24
MOW, 11 = 1001 = 1.001 X 23
        12 = 1100 = 1.100 x 23
        13 2 1101 = 1.101 x23
       14 = 1110 = 1.110 x 23
        15= 1111 = 1.111 x 23
      16 = 10000 = 1.0000 x 24 ( not included)
From the above patern we can see that when by 21 by 20 and the remaining 21 bits in mantissa can be any thing. Therefore, 221 values for 10 and 11
 When bo 20, remaining 22 bits in mantissa can
  be any thing. The 222 values for 12, 13, 14, 15.
 -. Total no of values = 221 +222
Smallest denorm number given above = 2-62 x 0.00-1
                               = 2-86 which is representable
 So the next smaller power which is not representable
 and causes under flow is 2-87].
```

Q2. [a] Consider the following code:

```
for (i=0; i<10; i++) {
    if(i%2==0)
        foo1();
    if(i%2!=0)
        foo2();
}</pre>
```

Assume that you use a 1-bit local predictor for branch prediction. You use a BTB which has a hitrate of 90%. Also, a branch miss-prediction (assuming instructions are already in BTB) or BTB miss leads to a penalty of 2 cycles. What is overall branch penalty that is incurred for the above code. (Assume that prediction always starts at NT state) [6]

[b] Assume that now you use a (1,1) correlating predictor instead of a 1-bit local predictor? Is there any performance improvement? If yes, by how much; if no, why? [3]

```
Q2 a for (100; 1<10; 1+1){ = 0
         if (1%2 = 20) (2)

foo1();

if (1%2!=0) (8)
                  f002();
     The above Code coulains 3 conditional statements
     denoted as (1), (2) and (5), starting state is HT.
     1) is evaluated in times and of which it is predicted
     correctly so Himes
   @ is evaluated to times out of which are predictions are
   (3) is evaluated 10 time out of which 9 productions are
      wrong.
     :. The no of times predictions are convects 10+0+1
                                               = 11 = 0.858
 No. of times branches are taken = 11
- Expected penalty = Penalty due to mis-prediction +
Penalty due to BTB miss
                   = 0.9x(1-0.355) x & +0.1x11x2
                   = 1.161+ 0.07 = 1.232 eyeles
```

Q26 In a (1,1) correlation predictor 1 bit predictor is us with 1 bit branch history; where every time a branchis executed the actual outcome is update in the 1-bit history which is now for prediction for the Correlated branch Therefore, no. of correct predictions: 0 - 6/11 (3) - 0/10 -. Total no of correct predictions = 1/31

... 1 " " miss-predictions = 20/31 .. Penalty = 0.9 x 20 x 2 + 0.1 x 11 x2 = 1.232 - There is no improvement in the performance as for the given branches the number of branch miss predictions and branch trived predictions are some.

Q3. A program is stored in a 32MB main memory that is attached to a 4KB direct mapped cache with a block size of 16 bytes. The program reads 4 data words viz., A, B, C, D (in that order) 200 times. Let the physical addresses of A, B, C, D be 0x0764420, 0x0764424, 0x176442C, and 0x0764428, respectively. Assume that caches are empty initially and one word = 4 bytes. Find the number of cache hits. Now assume that we use a 2-way set associative cache memory. What is the percentage increase/decrease in cache hit? [5+3=8]

a3 Each data word is read 200 times. Hence total accessos to

address of A = 0x0764420

" B = 0x0764424

" C = 0x176442C

" D = 0x0764428

Given memory size = 32MB = 225 bytes

-'. Physical address size = 25 bits.

Cache size = 4KB = 212 bytes.

block size = 16 bytes = 24 bytes.

Nord size = 4 bytes = 22 bytes.

... Nrumber of Index bits in the direct mapped cache = 212 = 28=256.

... Nro of tog bits = No of physical bits - no of index bits
no of black offset bits.

= 26-8-4 - + ay size = 13 bits

- From address of A,B, C,D De Can observe that all the address addresses map to the same set. More over, address C A,B and D are in the same block. Ho wever, address C has a different block and tag bits.

Atom, given the order of cache accus, every time C has to replace the block antaining A,B,D.

And when again address D is accused, A and B are now brought in the Cache. -. No of times miss occurs for A = 1 (only first time) :. " B= D (since B is brought along with A). -. " C= 200 (Sinu C fas a diff . ") = 200 () again replaces () - . Total no of misses out of 800 memory references -- % of miss = 401 = 50. 125. .. NO of cach hits = 399 1. of cach hit = 49.875% ATON When two-way set associative cache is used block containing A, Bid are mapped to set AZ way o and block antalin C can be mapped to set 42 ways. -. Total of missus is reduced to 2 (1 miss each for A and C). - Nort cache hits = 798. -: 1. increase in cach hits = 498-399 = 100%

Q4. Assume that you have to execute a program/software of size 2GB. The page size is of 16KB. The physical address is of 20 bits and is byte addressable. Assume that the program consists of modules each of size 8KB and only the even numbered modules are accessed in a given run of the program. Calculate the number of page faults that occur, assuming initially TAB is empty. Now if a TAB miss results in a penalty of 100ms with a TAB access time of 20ms and a miss-ratio is 10%, what is effective memory access time. **[4+3=7]**


Size of logical address space = 231 bytes

Size of physical address space 220 bytes (since it is byte addressable)

- Physical bits = 20

Griven, page size 16 KB = 214 bytes.

: . page offset = 14 bits.



.. Size of page table = 217

NOW, modules are of size = 8KB. Each page contains two modules (amuming modules are sequentially stored).

-: Module $0, 1 \rightarrow page 0$ No of module = 2^{31} Module $2, 3 \rightarrow page 1$ = 2^{18}

Module 218-2, 218-1 -> page 217-1

Since even modules are allowed, all the entering of the adjusted sequentially.

-. No of page faults = [217] (and modules all the entering of the entering of

Q5. Consider the following MIPS code:

sub \$t2, \$t1, \$t3
slt \$t4, \$t5, \$t4
beq \$t4, \$zero, target_address
lw \$t1, 80(\$t5)

Identify all the data dependencies which the above code has. How many clock cycles will be required to complete the execution of the above code, without any optimization? Now assume that you have a compiler which is capable to performing an optimal schedule by re-arranging the instructions. Is there any improvement in the number of cycles required? Show by drawing a timing diagram. [Assume: there is operand forwarding from EX stage to MEM stage] [2+3+3=8]

12: SUB \$12 \$11, \$13

12: SIT \$14, \$15, \$14

13: beg \$14, \$2exp, torget_addsens

14: hp \$11, 80(\$15)

RAW: Is to Is through \$14
WAR: Is to I4 through \$11.

WAW! NIL

11	£x	MEM	WB		1		
10	1	-					
11	ID	1 EX	MEM	WB			
	TF	-	1D	MEM	WB		
1	1	1	TIF	10	EX	MEM	WB
	-	1 11-	1	1 12 - 12	1 12 - 12	1 1 - 12	1 1 - 2

9 cc required to complete the above instructions

Instruction re-arranged

In: Sub \$t2, \$t1, \$t3 In: Sit \$t4, \$t5, \$t4

I4: W \$t1, 80(\$t5)

13: beg \$t4, \$zero, target_orddress

1	1	12	131	4 1	51	61	710	8 1	
12	1F	Q1	EX	MEM	WB				
52		SF	Q2	EX	MEM	WB			
14		1	1 F	ID	EX	MEM	ws		
<u>1</u> 3	1	1	1	IF	(I)	EX	MEN	UB	
_	+	1	1						_

in the \$t4 due to operand forwarding from Iz.

Mo of corequired

= 8