

[illegible]

3. In the RISC V assembly program given in **Question 2**, assume that the five branches are at the locations as given in the table below:


Branch	Instruction	Instruction Address location
1	beq t3, t0, Exit	0x00400024
2	beq s5, zero, Exit	0x0040002C
3	bge s0, s1, L1	0x00400044
4	bge s2, s3, L2	0x00400048
5	bne s4, zero, L3	0x00400058

Assume that the processor executing the program in **Question 2** uses a **4-entry 2-bit saturation counter (with all entries initialized to Strongly Taken state S3→11)** for branch prediction. As last two bits (0th and 1st bit) of all the instruction address are 0s, the 3rd and 2nd lower significant bits are used to access the 4-entry branch prediction table. For N = **0x08**, determine the branch outcomes and predictions for branches 4 and 5, i.e **bge s2, s3, L2@ 0x00400048** and **bne s4, zero, L3 @0x00400058**. (Your answer should be in tabular format as shown below. Your answer will be considered for partial marks, only if all the branch outcomes are correct) **[8+8]**

Branch occurrence bge s2, s3, L2@ 0x00400048 / bne s4, zero, L3 @0x00400058	1	2	3
Present State	11	??	??	
Prediction	T	??	??
Outcome	??	??	??
Next State				

4. Data path and control for lw, sw, R-type and Branch instructions of RISC V is shown in the figure below. The design has to be modified to support **jal** (Jump and link) instruction which is part of RISC V ISA. The instruction format for **jal** instruction is given below.

Bits	31	30:21	20	19:12	11:7	6:0
Field	Imm[20]	Imm[10:1]	Imm[11]	Imm [19:12]	Rd	Opcode (1101111)



- (i) With the help of **jal** instruction format, find the instruction code (in hexadecimal format) for instruction **jal zero, L5** in the RISC V assembly program given in **Question 2**. (Assume the instruction code for **ecall** requires 32-bits and entire assembly code is stored consecutively in memory. The assembly code from **L1:sw s0, 4(t0)** to **jal zero, L6** is stored after **ecall** consecutively). **[3]**
- (ii) Draw the datapath (digital blocks, additional control signals) that is required to support the **jal** instruction in simplest manner possible. (Draw only **extra datapath blocks** and show the additional control signals. For the extra datapath blocks clearly mention from which block(s) are the inputs coming and to which block(s) are the outputs going). Also list the values of all control signals (except ImmSel) while executing **jal** instruction. (You don't have to show the changes required within the Imm Gen block. Assume that Imm Gen block modifies the immediate field as required for **jal**) **[9]**
5. The assembly code given below is run on 5-stage pipelined processor.
- ```

add t0, zero, 4
add t1, t0, s0
lw t2, 0(t0)
add t4, t2, t3
sw t4, 0(t1)

```

Rewrite the assembly code after resolving the data hazards by adding least number of **nop** instructions, when assembly code is run on a processor (i) with no forwarding and (ii) with forwarding allowed to input of EX stage from output of EX stage only (forwarding to input of EX from output of MEM stage is not allowed). **[4+4]**