



SLPS435 - AUGUST 2013 www.ti.com

20-V N-Channel NexFET™ Power MOSFETs

Check for Samples: CSD15571Q2

FEATURES

- Ultralow Q_q and Q_{qd}
- **Low Thermal Resistance**
- **Avalanche Rated**
- **Pb Free Terminal Plating**
- **RoHS Compliant**
- **Halogen Free**
- SON 2-mm × 2-mm Plastic Package


APPLICATIONS


- Optimized for Load Switch Applications
- Storage, Tablets, and Handheld Devices
- **Optimized for Control FET Applications**
- **Point of Load Synchronous Buck Converters**

DESCRIPTION

The NexFET™ power MOSFET has been designed to minimize losses in power conversion and load management applications. The SON 2x2 offers excellent thermal performance for the size of the package.







PRODUCT SUMMARY

V _{DS}	Drain to Source Voltage 20					
Q_g	Gate Charge Total (4.5V)	te Charge Total (4.5V) 2.5				
Q_{gd}	Gate Charge Gate to Drain	0.66	nC			
R _{DS(on)}	Drain to Source On Resistance	$V_{GS} = 4.5V$ 16		mΩ		
	Drain to Source On Resistance	V _{GS} = 10V 12		mΩ		
V _{GS(th)}	Threshold Voltage	1.45	V			


ORDERING INFORMATION

Device	Package	Media	Qty	Ship
CSD15571Q2	SON 2-mm × 2-mm Plastic Package	7-Inch Reel	3000	Tape and Reel

ABSOLUTE MAXIMUM RATINGS

T _A = 2	5°C unless otherwise stated	VALUE	UNIT
V_{DS}	Drain to Source Voltage	20	٧
V_{GS}	Gate to Source Voltage	±20	٧
I _D	Continuous Drain Current (Package Limit)	22	Α
	Continuous Drain Current ⁽¹⁾	10	Α
I _{DM}	Pulsed Drain Current, T _A = 25°C ⁽²⁾	52	Α
P_D	Power Dissipation ⁽¹⁾	2.5	W
T _J , T _{STG}	Operating Junction and Storage Temperature Range	-55 to 150	°C
E _{AS}	Avalanche Energy, single pulse $I_D = 19A$, $L = 0.1 mH$, $R_G = 25 \Omega$	18	mJ

- (1) $R_{\theta JA} = 50$ on $1in^2$ Cu (2 oz.) on .060" thick FR4 PCB.
- (2) Pulse duration 10µs, duty cycle ≤2%



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NexFET is a trademark of Texas Instruments.

STRUMENTS

SLPS435-AUGUST 2013 www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ELECTRICAL CHARACTERISTICS

T_A = 25°C, unless otherwise specified

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Ch	naracteristics					
BV_{DSS}	Drain to Source Voltage	$V_{GS} = 0V, I_D = 250\mu A$	20			V
I _{DSS}	Drain to Source Leakage Current	$V_{GS} = 0V, V_{DS} = 20V$			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{DS} = 0V, V_{GS} = 20V$			100	nΑ
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \mu A$	1.10	1.45	1.90	V
Б	Proin to Source On Registeres	$V_{GS} = 4.5V, I_{DS} = 5A$		16.0	19.2	mΩ
R _{DS(on)}	Drain to Source On Resistance	$V_{GS} = 10V, I_{DS} = 5A$		12.0	15.0	mΩ
g _{fs}	Transconductance $V_{DS} = 16V, I_{DS} = 5A$			25		S
Dynamic	: Characteristics					
C _{ISS}	Input Capacitance			320	419	pF
Coss	Output Capacitance	V _{GS} = 0V, V _{DS} = 10V, f = 1MHz		184	239	pF
C _{RSS}	Reverse Transfer Capacitance			32	42	pF
R _g	Series Gate Resistance			3.8	7.6	Ω
Qg	Gate Charge Total (4.5V)			2.5	3.3	nC
Qg	Gate Charge Total (10V)			5.1	6.7	nC
Q_{gd}	Gate Charge – Gate to Drain	$V_{DS} = 10V, I_{DS} = 5A$		0.66		nC
Q _{gs}	Gate Charge Gate to Source			0.93		nC
Q _{g(th)}	Gate Charge at Vth			0.52		nC
Q _{OSS}	Output Charge	V _{DS} = 10V, V _{GS} = 0V		4.1		nC
t _{d(on)}	Turn On Delay Time			4.7		ns
t _r	Rise Time	$V_{DS} = 10V, V_{GS} = 4.5V, I_{DS} = 5A$		17.2		ns
t _{d(off)}	Turn Off Delay Time	$R_G = 2\Omega$		9.9		ns
t _f	Fall Time			4.1		ns
Diode Ch	haracteristics					
V_{SD}	Diode Forward Voltage	I _{DS} = 5A, V _{GS} = 0V		0.82	1	V
Q _{rr}	Reverse Recovery Charge	V 40V I 5A di/dt 2004/:		10.7		nC
t _{rr}	Reverse Recovery Time	$V_{DD} = 10V$, $I_F = 5A$, $di/dt = 300A/\mu s$		19		ns

THERMAL CHARACTERISTICS


(T_A = 25°C unless otherwise stated)

	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case ⁽¹⁾			4.5	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient (1)(2)			65	°C/W


 $R_{\theta JC}$ is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch x 1.5-inch (3.81-cm x 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design. Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.

Submit Documentation Feedback

www.ti.com SLPS435 – AUGUST 2013



Max $R_{\theta JA} = 65$ when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max $R_{\theta JA} = 235$ when mounted on minimum pad area of 2-oz. (0.071-mm thick) Cu.

TYPICAL MOSFET CHARACTERISTICS

(T_A = 25°C unless otherwise stated)






Figure 1. Transient Thermal Impedance






Copyright © 2013, Texas Instruments Incorporated


Submit Documentation Feedback


TEXAS INSTRUMENTS

TYPICAL MOSFET CHARACTERISTICS (continued)

(T_A = 25°C unless otherwise stated)











Figure 6. Threshold Voltage vs. Temperature

Figure 7. On-State Resistance vs. Gate-to-Source Voltage






Figure 8. Normalized On-State Resistance vs. Temperature

Submit Documentation Feedback

www.ti.com SLPS435 – AUGUST 2013

TYPICAL MOSFET CHARACTERISTICS (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching





Figure 12. Maximum Drain Current vs. Temperature


Copyright © 2013, Texas Instruments Incorporated




MECHANICAL DATA

Q2 Package Dimensions








M0165-01

DIM		MILLIMETERS			INCHES			
	MIN	NOM	MAX	MIN	NOM	MAX		
Α	0.700	0.750	0.800	0.028	0.030	0.032		
A1	0.000		0.050	0.000		0.002		
b	0.250	0.300	0.350	0.010	0.012	0.014		
С		0.203 TYP	•		0.008 TYP	•		
D		2.000 TYP			0.080 TYP			
D1	0.900	0.950	1.000	0.036	0.038	0.040		
D2	0.300 TYP 0.012 TYP							
E		2.000 TYP		0.080 TYP				
E1	0.900	1.000	1.100	0.036	0.040	0.044		
E2		0.280 TYP	•	0.0112 TYP				
E3		0.470 TYP			0.0188 TYP			
е		0.650 BSC			0.026 TYP			
K		0.280 TYP			0.0112 TYP			
K1		0.350 TYP			0.014 TYP			
K2	0.200 TYP 0.008 TYP							
K3	0.200 TYP 0.008 TYP							
K4	0.470 TYP 0.0188 TYP							
L	0.200	0.25	0.300	0.008	0.010	0.012		

SLPS435 - AUGUST 2013




Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.


Recommended Stencil Pattern





Note: All dimensions are in mm, unless otherwise specified.



Q2 Tape and Reel Information







M0168-01

Notes: 1. Measured from centerline of sprocket hole to centerline of pocket

- 2. Cumulative tolerance of 10 sprocket holes is ±0.20
- 3. Other material available
- 4. Typical SR of form tape Max 109 OHM/SQ
- 5. All dimensions are in mm, unless otherwise specified.

www.ti.com 7-Oct-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD15571Q2	ACTIVE	WSON	DQK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	1551	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated