

$\text{mul src, dest} \quad \# \text{ dest} \leftarrow \text{dest} * \text{src}$


---

$\text{add src, dest} \quad \# \text{ dest} \leftarrow \text{dest} + \text{src}$

$\text{sub src, dest} \quad \# \text{ dest} \leftarrow \text{dest} - \text{src}$

$\text{div src, dest}$   $\begin{matrix} & & q \\ & \swarrow & \\ & & r \end{matrix}$

---



$\begin{matrix} + & 8 \text{ bit} - n_1 \\ & 8 \text{ bit} - n_2 \\ \hline & \text{max} - 9 \text{ bit} \end{matrix}$

$\begin{matrix} * & 8 \text{ bit} - n_1 \\ & 8 \text{ bit} - n_2 \\ \hline & \text{max} - 16 \text{ bit} \end{matrix}$

$\begin{matrix} + & 16 \text{ bit} - n_1 \\ & 16 \text{ bit} - n_2 \\ \hline & 17 \text{ bit} \end{matrix}$

$\begin{matrix} * & 16 \text{ bit} - n_1 \\ & 16 \text{ bit} - n_2 \\ \hline & 32 \text{ bit} \end{matrix}$

$\begin{matrix} + & 32 \text{ bit} - n_1 \\ & 32 \text{ bit} - n_2 \\ \hline & 33 \text{ bit} \end{matrix}$

$\begin{matrix} * & 32 \text{ bit} - n_1 \\ & 32 \text{ bit} - n_2 \\ \hline & 64 \text{ bit} \end{matrix}$

mul src, dest X  
div src, dest X

---

div number

mul <u>number</u>
-------------------

register eax  
eax = Extended accumulator register  
eax \*  
"implied operand"

---

n1 \* n2

R0 ← n1

mul n2

R0 \* n2

n1 \* n2

R0 ← n2

mul n1

(n1) / n2

eax ← Dividend

div divisor

(n1) / (n2)

R0 ← n1

div n2

R0 ← (n2)  
div (n1)

number-1 \* number-2.

Step-I : Move either number-1 or number-2  
in  $r_0$

Step-II : Give the other number to mul.

1)  $\boxed{\text{number-1}}$  2) mul number-2  
 $r_0$

1)  $\boxed{\text{number-2}}$  2) mul number-1  
 $r_0$

---

number-1 / number-2. | Dividend = number-1

1)  $r_0 \leftarrow \text{number-1}$  2)  $\text{div number-2}$   
 $\boxed{\text{number-1}}$   
 $r_0$


---

Result :


1) Multiplication can produce result  
upto 64-bits.

∴ whatever is the result of  
multiplication, it is converted  
into 64-bit number.

$\boxed{\text{S. } n}$   $\swarrow$   $\boxed{15}$



8 byte



Multiplication stored  
in 8 byte


(8 byte માંથી 4 બાઈટ  
ફોલોવિંગ માટે)

રિસલ્ટ માં નંબર 8 બાઈટ

પેડિંગ કિંવા 64 બિટ પેડિંગ

બાઈટ બિટ મધ્યે લખાઈ શકે છે, (અનેક બિટ મધ્યે zero તાકા)

64 bits



32-bit  
upper

32-bit  
lower

$\text{r1} \leftarrow \text{upper 32}$   $\text{r0} \leftarrow \text{lower}$

bits of  
result.

32 bits  
of result

mul multiplicand.



constant / register / memory  
✓ ✓ ✗

mul constant  
mul register.

div divisor



constant / register / memory  
✓ ✓ ✗

div constant  
div register

In case of division.

Step- 1: load dividend (= number  
to be divided) in r<sub>0</sub>.

$r_0 \leftarrow \text{dividend.}$


Step II: Write divl instruction and write divisor as an operand to divl instruction. The operand must be constant or register (but not memory).

divl divisor (as constant or in register),

Result: after divl instruction

$r_0 == \text{Quotient}$

$r_1 == \text{Remainder}$ .



number of a reg in which second multiplier is loaded.