


Register set supported by Intel Microprocessor along with the historical perspective!

---

4004, 8008, 8080, 8086 (80186), 80286, 80386, 80486, Pentium 1, 2, Celeron, Pentium-3, 4.



Core, Core 2, Core i 3, 7, 5 Gen-1, 12.

---

8080 : 8-bit

8086 : 16-bit

80386 : 32-bit.

P4 : 64 bit

Core Arch onwards all Intel CPU's are by default 64 bit, but maintain the backward compatibility towards the 32 and the 16 bit.

---

Stage-1: Registers in 8-bit processors.

there were four registers.

1) Accumulator 2) Base 3) Count 4) Data.

dl	Data.
cl	Count
bl	Base
al	Accumulator

└── 8 bit ─┘

Accumulator Register : expression evaluation.

e.g. High level lang.

$$d = a + b - c$$

Compute  $a + b$ .

Store the result  $a + b$  in tmp. reg.

Compute : tmp. reg - c

Store : tmp. reg - c in some temp reg's

$$a1 \leftarrow a$$

$$d1 \leftarrow b$$


$$a1 \leftarrow a1 + d1$$

$$a1 \leftarrow a1 - c$$


$$d \leftarrow a1$$


---

2) Base Register : Role: to store the base address of aggregate data blocks.

a:   
a → array 10 of integers.

Or.


 } 12-bytes



### 3) Count Register :

If you want to maintain counter variable of loop into a register then think of the counter register.

```
for (i = 0; i < N; ++i)
{
    a[i] = RHS;
}
```



### 4] Data Register :

If you want to maintain a data element in register rather than in memory for efficiency then think of the data register.

Note :  $a1, b2, c2, d2$  : General Purpose Registers.

8080  $\rightarrow$  8086  
8-bit 16-bit

80386 80386  
80386 80387

8 bit	8 bit
dh	dl
ch	cl
bh	bl
ah	al

: dx

: cx

: bx

: ax

: si (source index reg)

: di (dest. index reg)

: bp (frame pointer reg)

: sp (stack pointer reg).

: ip (instruction pointer).

1) 8 bit  $\rightarrow$  16 bit

2) Procedure : Assembly level support.

3) String manipulation: Assembly level support

Instructions  
Registers.

8086 → 80386.

8 bit	8 bit	8 bit	8 bit	
	dh	dl (dx)		: edx
	ch	cl (cx)		: ecx
	bh	bl (bx)		: ebx
	ah	al (ax)		: eax
		si		: esi
		di		: edi
		bp		: ebp
		sp		: esp
		ip		: eip

reg 8 : 8: al, bl, cl, dl, ah, bh, ch, dh

reg 16 : 8: ax, bx, cx, dx, si, di, sp, bp

reg 32 : 8: eax, ebx, ecx, edx, esi, edi, esp, ebp.

Corporate Training

2500/-

2500/- 2022

2500/- 6, 2 L

3500/-

ctt 4k

8086 16 bit : 20 bits

80386 32 bit : 64 bit.

# Category:

G.P.R.

reg8 reg16 reg32

al	ax	eax
bl	bx	ebx
cl	cx	ecx
dl	dx	edx
ah	si	esi
bh	di	edi
ch	sp	esp
dl	bp	ebp


flag register

(PSW)

flags : 8086

eflags : 80386

FPV  
register  
#nr = 8



80 bit

IEEE

Single precision (4 byte)

double precision (8 byte)


extended precision. (10 bytes)  
80 bit.

MMX register (P2)

multi-media extension 64 bit.


mm0

mm7 : 8



SSE : Streaming SIMD extension.


SIMD = Single Instruction Multiple Data.  
128 bit = 16 byte



Xmm0

Xmm7 : 8 - 128 bit  
neg

1 byte 25



8 - 1 byte integer

4 - 2 byte integer.

2 - 4 byte integer.

1 - 8 byte integer

2 - floats.

1 - double.

128-bit.

16 — 1 byte int.

8 — 2 byte int.

4 — 4 byte int.

2 — 8 byte.

1 — 16 byte

4 — floats

2 — doubles

1 — extended  
double precision

```
int a[100];
```

```
int b[100];
```

```
int c[100];
```

```
int i;
```

```
for (i = 0; i < 100; ++i)
```

```
    c[i] = a[i] + b[i];    // 100.
```

```
r0 ← a[i]
```

```
r1 ← b[i]
```


```
r0 ← r0 + r1
```

```
c[i] ← r0
```

}  $0 \leq i < 100$

---






SIMD

SSE

SSE Q.2

Q.3



AUX  
UNP  
A