

Register Set :

General Purpose Registers:

reg 8	reg 16	reg 32
ax, al bx, bh cx, ch dx, dh	ax, bx cx, dx si, di sp, bp	eax, ebx ecx, edx esi, edi esp, ebp

Flag register

16 bit

flags

32 bit

eflags.

Floating point:

R0 - R7

↓ ↓

St(7) St(0) — 80 bit

MMX Reg:

mm0 - mm7, 8, 64 bit

SSE Registers.

xmm0, xmm7, 8, 128 bit reg.

Debug Register: Debugger

dr0 - dr7, 8 : Debug

ark.intel.com

Model Specific reg: MXCSR

Ring-0 registers:

└ Segment Registers:

CS	DS	SS	ES	FS	GS	
code	data	stack	extra			16 bit

└ Control Registers

CRO - CR4 (5, 32 bit control reg.)

CR0[0] = 0 - Real
 1 - Protected

└ Table Registers:

GDTR = Global Descriptor Table Register

LDTR = Local Descriptor Table Reg

IDTR = Interrupt Descriptor table reg

TR = Task Register

App
7

Kernel
3

\$100	\$-100	\$0776	\$0xa0b0c0d0
\$'A'	\$var.name		

%reg.name

%al %ah %bl %bh %cl %ch

%dl %dh

%ax %bx %cx %dx %si %di %sp %bp
%eax %ebx %ecx %edx %esi %edi %ebp %ebp
%st(0) %st(7)
%mm0 %mm7
%xmm0 %xmm7