The main structural components of a single processor computer are:

(i) Central Processing Unit (CPU):

* The CPU is the brain of the computer. It performs essential tasks such as clata processing, sharage and communication blue input /output devices * Key functions:

· Arithmetic Logic Unit (ALU): Performs arithmetic and logic operations (e.g. addition, comparision)

· Processor Registers: Store operands for the ALU and hold results from AW operations.

· Control Unit: Orchestrates fetching, decoding and executing instructions by coordinating the ALU, registers, and other components.

(ii) Main Memory (RAM):

* Also known as primary storage, the main memory stores instructions, data & intermediate results.

* Responsible for transferring information to other units when needed.

* Its size impacts system speed, power, and performance.

(iii) Input/Output (1/0) Devices! -

* There devices facilitate communication between the computer and the external world.

* Examples in clude keyboards, mice, monitors, printers and network interfaces.

(iv) System Interconnection:

The system bus connects various components within the computer, allowing them to exchange data and instructions.

97 ensures seamless communication between the CPU, memory and 910 devices.

(3)

a) i) Micro procesion

- 9t is the basic anit of correpater system.
- The circuit is larger
- Cost is more.
- Power saving is less
- Ex-Deaktop, Computers
- ii) Computer Architecture
- Computer architecture refers to those attributes of a system that is visible to a programmer.
- Architecture is alcocays decided first.
- 91 deals with high level design
- Architecture generally refers to the hardware moduls.
- iii) Embedded System
- Integrated computing device performing specific functions

Micro Controller

- 9t is the bouic unit of embeded system,
- The circuit is very compact.
- Cost is less
- Power saving is more.
- ex-Ac, Microsper Oven

Computer Organization

- Computer organization refers to the operational curity & their interconnection that realise the architectural specification
- It is decided after the architecture has been fixed
- 9t deals with low level design issues.
- Organization refers to the actual performance of a processor

Deeply embedded System

.-> Specialised embedded system tightly integrated into hardware after with Limited resources.

B) Usual computing services after a variety of nesources and functionalities to users and business. Here is and list of some common cloud computing services

(i) Jaas: Infrastructure as a Service

Jaus offers the customer processing, storage & other fundamental computing resources

Ex: - Amazon Elautic Compute Cloud

cii) Paas: Plathorm as a Service
Cloud provides service to contimers in the form of a plathorm on which
the contimer's applications can ran. It provides a no. of developments
took such a programming languages ran lime environments.
Bo: Chwigle App Engine

iii) Saas: - Software as a Service

Cloud provides service to costumers in the form of software, running on and accessible in the cloud. The applications are accessible through web browser.

Ex-Comail, Sales Force, Choogle Email Service.

With the following methods , we can increase the microprocessor speed.

(i) Pipelining:-

Pipelinging enables the processor to work simultaneously on multiple operations at the same time by performing the cliff phases of an instruction execution cycle.

(ii) Branch Prediction:

The processor looks ahead in the instruction code faced from memory & predicts branches or groups of instructions are likely to be processed next.

(iii) Data Flow Analysis :-

The processor analyzers which instructions are dependents on each others result on data to create an optimised schedule instruction

Civ Superscalar execution:

This is the ability of the processor to execute more than one instruction in a single clock cycle, so that multiple parallel pipelines can be executed.

(v) Speculative Analysis:

With the help of branch prediction & Data flow analysis some of the processor can theoretically execute information prior to their actual appearance

(vi) By increasing cache memory

Execution Time-

Maps Rate:

6)

By using Amdhal's law,

$$2.25 = \frac{1}{(1-\frac{1}{5}) + \frac{1}{15}} \Rightarrow 2.25(1-\frac{1}{5} + \frac{1}{15}) = 1$$

 $\Rightarrow 2.25(1-\frac{1}{5} + \frac{1}{15}) = 1$

MIPS value:

Comp A =
$$\frac{10.000.000}{50 \times 10^6} = 0.2$$

Program-2

Arithmatic Mean

Comp A =
$$\sqrt{0.280.150} = \frac{2}{(\frac{1}{0.2}) + (\frac{1}{0.1})} = \frac{2}{5 + 10} = \frac{2}{15} = 0.33$$

Comp B =
$$\frac{2}{\left(\frac{1}{0.5}\right) \cdot \left(\frac{1}{0.05}\right)} = \frac{2}{2 + 20} = \frac{2}{82} = \frac{1}{11} = 0.0909$$

: Comp C > Comp A > Comp B

airen. f=0.4, sup=2.3

Speed cup =
$$\frac{1}{(91-0.4)+0.4/2.3} = \frac{1}{0.6+0.1739} = \frac{1}{0.7739} = \frac{1.29}{0.7739}$$

(6)

Some addressing modes of the 8086 microprocessor.

(i) Immediate Addressing Mode:

- #In immediate addressing mode, the operand is specified directly within the instruction.
- # Ex- 'Mov Ax, 1234H', moves the immediate value '1234H' into the Ax register

tiv Register Addressing Mode:

- * In negister addressing mode, the openand is stored in a negister or is the contents of a neglister.
- # Ex- "MOVBX, @Ax', moves the contents of the Ax register into the Bx register.

(iii) Direct Addressing Moole:

- * In direct addressing mode, the openand is located in memory & the effective address is directly specified in the instruction:
- * Ex- 'MOV AL, [2000H]' moves the byte, memory address 2000H into the AL register.

* ADD RESS {(10*DS) A+ 5000H)}

(iv) Indirect Addressing Mode:

- * In indirect addressing mode, the effective address of the operand is held in a register or a memory location.
- # Ex- "MOV AL, [BX]', moves the byte at memory address specified by the contents of the BX register into the AL register.

* ADDRESS {(10*DDH+(BX))} (v) Indexed Addressing Mode:

* Fin index register is added to a base address to form the effective address of the openand.

* Ex- "Mov Ax, [SI]', moves the word at the memory address specified by the contents of the SI register into the AX register. # FDDRESS {(10*D3) H+ [SI])}
(vi) Base-Indexed Addressing:

- *Both a base register and an index register are added to the form the effective address.
- # & 'MOV AL, [BX+S]' moves the byte at the memory address specified by the sum of the contents of the BX and SI registers in to the AL register.

* ADDRESS {(10*05)H+[BX]+(SI))}

(vii) Relative Addressing:

- A The operand is specified as an offset relative to the current instruction point CIP) or relative to a segment register.
- 11001[12], XA VOM -x3 &
- i> General Purpose Registers
 - · DX (Accumulator): DX is a 10-bit register primarily wed for arithmetic and data manipulation operations.

Ex: "MON DX, 193411".

- · Bx (Base): Em 91 ls a 10-bit register commonly used the as a base address pointer or for general data storage.

 Ex:- 6 Mov Bx. cx'
- · Cx (count): 91- is a 16-bit register cued as a loop counter or for the counting operations.
- DX(Dala): 91 is a 16-bit register cured for various data operations, including 310 operations.

Ex: 69N DX, AL' me

ii>Index Registers

· SI (Source Index) and DI (Destination Index): There 18-bit index registers are cued for String manipulation and memory copying operation.

Ex: 'Movsb'

(ii) Segment Registers:

· CS (Code Segment). DS (Data Segment). SS (Stack Segment) & ES (Extra Segment)

There 18-bit segment registers store segment scleetors cueol for
memory addressing

Ext. 'MOV AX, (DS: SI]'

iv) Pointer Registers:

- . SPCStack Pointer) and BPCBase Pointer): There is bit registers are used for stack operations & addressing data on the stack.
 - Ex: 'MOV SP, 100011'
- v) Instruction Pointer (IP): IP is a 16-bit register that holds the offset of the next instruction to be executed within the current code segment Ex:- After executing an instruction, IP automatically increments to point to the next instruction in memory.

(a) Assembly Language Program to Multiply 40H with 8H

; initialize the values

MOV AL, YOH; LOAD YOH into AL

MOV BL, 8H ; Load 8H into BL

Multiply using logical instructions

MULBL ; Multiply AL by BL

; Result is shored in AX register ; AX = AL* BL

; Halt the program

HLT

- (b) 'Mov ax, 23fOh': Moves the value 623 POH' into the Ax register
 - 6 MOV box, and; Copies the value of AX into the BX register.
 - "Mov [ba], an': Stores the value of AX at the memory location pointed to by BX, So, the output memory location is '23 rot' and its content is '23 rot'
 - "MOV cr., 503fh": Moves the value "503ft" into the CX negister.
 - "Movan, con: Copies the value of cx into the Ax negister.
 - 'Sub an, [bn]': Subtracts the value at the memory location pointed to by Bx from AX. Since the content of the memory location pointed to by BX is 'ABPOH', the result of the substraction would be 503FH-ABPOH = AFUPH.
 - "Inc bx": Increment the value of Bx register
 - "Inc bx": Increments the value of Bx register again.
 - 'MOV [bn], and: Shores the value of Ax at the memory location pointed to by Bx. So, the output memory location is "23FIH", and its content is "2F4FH".
 - 'HIL': Halt the program
 - ... Memory location '28FIH' and content is '2FUFH'.