



Institute of Engineering and Technology (IET) JK Lakshmi Pat University, Jaipur

Design & Analysis of Arithmetic Circuit from Reversible Logic Gates:

Faculty Guide:
Dr. Gaurav Mani Khanal

Student:
Abhimanyu sharma (2022Btech003)

Submitted To:
Dr. Gaurav Raj

Work:


This work was carried out during the midterm.

Feynman gate:


A screenshot of the Cadence Virtuoso software interface, specifically the "Virtuoso (R) Visualization & Analysis XL Table" window. The window has a red title bar and a toolbar with various icons. The main area contains an XL Table with the following data:


Expression	Value
average(getData(":pwr" ?result "tran"))	2.246E-6






Toffoli Gate:













Peres gate:








Adder90nm:







Multiplier_90nm:







45nmtech: Feynman gate:







Toffoli Gate:










Peres Gate:





Adder_45nm:





Multiplier_45nm:

