



**Dayananda Sagar College of Engineering**  
**Department of Electronics and Communication Engineering**  
**Shavige Malleshwara Hills, Kumaraswamy Layout, Bengaluru – 560 078.**  
(An Autonomous Institute affiliated to VTU, Approved by AICTE & ISO 9001:2008 Certified)  
*Accredited by National Assessment and Accreditation Council (NAAC) with 'A' grade*

## **Open Ended Experiment**

Course: ADD Laboratory  
Course Code: 21EC62

Semester: 6(A1)  
Date: 22/06/2024

**A Report on**

## **DICE GAME**

**Submitted by**

**USN:1DS21EC001**  
**USN: 1DS21EC006**  
**USN:1DS21EC016**  
**USN:1DS21EC020**

**NAME: A Himanshu**  
**NAME: Abhinav Sundriyal**  
**NAME: Aditya Pawaskar**  
**NAME: Ajay HR**

**Faculty In-charge: Dr. Madhura R**

**Signature of Faculty In-charge**

## Introduction

The Dice Game is a simple game that utilizes basic principles of digital design and state machines. The game is based on rolling a pair of dice and evaluating the outcome according to specific rules. The primary goal is to reach a winning state by rolling certain sums, while avoiding losing conditions. This game serves as an excellent example for understanding state machines, as well as for practicing the design and implementation of digital systems using Hardware Description Languages (HDLs) such as Verilog.

In this project, we designed and implemented a Dice Game using Verilog HDL. The game consists of different states including initial state, rolling state, win state, lose state, and a roll again state. Each state transitions based on specific inputs, such as the sum of the dice roll and control signals. The design is tested and verified using a testbench, ensuring that all possible scenarios are accounted for and that the system behaves as expected.

## Block Diagram




Fig1. Dice Game




Fig2. Flowchart

The Dice Game is designed using a finite state machine (FSM) approach. The FSM has five primary states:

1. **WAIT:** The initial state where the system waits for the player to press the roll button (Rb).
2. **FIRST\_ROLL:** This state represents the first roll of the dice. The outcome of this roll determines the next state.
3. **WIN\_STATE:** The player reaches this state if they roll a winning sum (7 or 11) on the first roll or match the point in subsequent rolls.
4. **LOSE\_STATE:** The player reaches this state if they roll a losing sum (2, 3, or 12) on the first roll or roll a 7 in subsequent rolls.
5. **ROLL\_AGAIN:** If the player rolls any other number on the first roll, this state is activated. The rolled number is set as the point, and the player continues to roll until they either match the point (win) or roll a 7 (lose).


## RTL Code

```
1  module dice_game (  
2      input rb,  
3      input reset,  
4      input clk,  
5      input [3:0] sum,  
6      output reg roll,  
7      output reg win,  
8      output reg lose  
9  );  
10  
11      // State declarations  
12      reg [2:0] state, nextstate;  
13      reg [3:0] point;  
14      reg sp;  
15  
16      parameter WAIT = 3'b000;  
17      parameter FIRST_ROLL = 3'b001;  
18      parameter WIN_STATE = 3'b010;  
19      parameter LOSE_STATE = 3'b011;  
20      parameter ROLL_AGAIN = 3'b100;  
21  
22      always @(posedge clk or posedge reset) begin  
23          if (reset) begin  
24              state <= WAIT;  
25          end else begin  
26              state <= nextstate;  
27          end  
28      end  
29  
30      always @(rb or reset or sum or state) begin  
31          // Default outputs  
32          sp <= 1'b0;  
33          roll <= 1'b0;  
34          win <= 1'b0;  
35          lose <= 1'b0;  
36  
37          case (state)  
38              WAIT: begin  
39                  if (rb) begin  
40                      nextstate <= FIRST_ROLL;  
41                  end  
42                  else begin  
43                      nextstate <= WAIT;  
44                  end  
45              end  
46              FIRST_ROLL: begin  
47                  if (rb) begin  
48                      roll <= 1'b1;  
49                  end  
50                  else if (sum == 7 || sum == 11) begin  
51                      nextstate <= WIN_STATE;  
52                  end  
53                  else if (sum == 2 || sum == 3 || sum == 12) begin  
54                      nextstate <= LOSE_STATE;  
55                  end  
56                  else begin  
57                      sp <= 1'b1;  
58                      nextstate <= ROLL_AGAIN;  
59                  end  
60              end  
61              WIN_STATE: begin  
62                  win <= 1'b1;  
63                  if (reset) begin  
64                      nextstate <= WAIT;  
65                  end  
66              end  
67              LOSE_STATE: begin  
68                  lose <= 1'b1;  
69                  if (reset) begin  
70                      nextstate <= WAIT;  
71                  end  
72              end  
73              ROLL_AGAIN: begin  
74                  if (rb) begin  
75                      roll <= 1'b1;  
76  
77                      if (sum == point) begin  
78                          nextstate <= WIN_STATE;  
79                      end  
80                      else if (sum == 7) begin  
81                          nextstate <= LOSE_STATE;  
82                      end  
83                      else begin  
84                          nextstate <= ROLL_AGAIN;  
85                      end  
86                  end  
87              end  
88          endcase  
89      end  
90  
91      always @(posedge clk) begin  
92          if (sp) begin  
93              point <= sum;  
94          end  
95      end  
96  
97  endmodule  
98
```

## Testbench

```
1 module dice_game_tb;
2
3     reg rb;
4     reg reset;
5     reg clk;
6     reg [3:0] sum;
7     wire roll;
8     wire win;
9     wire lose;
10
11     dice_game uut (
12         .rb(rb),
13         .reset(reset),
14         .clk(clk),
15         .sum(sum),
16         .roll(roll),
17         .win(win),
18         .lose(lose)
19     );
20
21     always #5 clk = ~clk;
22
23     initial begin
24         $monitor("At time %t: rb = %b, reset = %b, clk = %b, sum = %d, roll = %b, w
in = %b, lose = %b", $time, rb, reset, clk, sum, roll, win, lose);
25
26         //Initialize
27         clk = 0;
28         rb = 0;
29         reset = 1;
30         sum = 4'd0;
31
32         #10 reset = 0;
33
34         //case 1
35         #10 rb = 1;
36         #10 rb = 0; sum = 4'd7; //win
37
38         #10 reset=1;
39         #10 reset=0;
40
41         //case 2
42         #20 rb = 1;
43         #10 rb = 0; sum = 4'd3; //lose
44
45         #10 reset=1;
46         #10 reset=0;
47
48         // Test case 3
49         #20 rb = 1;
50         #10 rb = 0; sum = 4'd4; //go to ROLL_AGAIN state
51         #20 rb = 1;
52         #10 rb = 0; sum = 4'd4; //win
53
54         #10 reset=1;
55         #10 reset=0;
56
57         // Test case 4
58         #20 rb = 1;
59         #10 rb = 0; sum = 4'd12; //go to ROLL_AGAIN state
60         #20 rb = 1;
61         #10 rb = 0; sum = 4'd7; //lose
62
63         #20 $finish;
64     end
65 endmodule
```

## Simulation Results



```

Transcript
VSIM 40> run -all
# At time 0: rb = 0, reset = 1, clk = 0, sum = 0, roll = 0, win = 0, lose = 0
# At time 5000: rb = 0, reset = 1, clk = 1, sum = 0, roll = 0, win = 0, lose = 0
# At time 10000: rb = 0, reset = 0, clk = 0, sum = 0, roll = 0, win = 0, lose = 0
# At time 15000: rb = 0, reset = 0, clk = 1, sum = 0, roll = 0, win = 0, lose = 0
# At time 20000: rb = 1, reset = 0, clk = 0, sum = 0, roll = 0, win = 0, lose = 0
# At time 25000: rb = 1, reset = 0, clk = 1, sum = 0, roll = 1, win = 0, lose = 0
# At time 30000: rb = 0, reset = 0, clk = 0, sum = 7, roll = 0, win = 0, lose = 0
# At time 35000: rb = 0, reset = 0, clk = 1, sum = 7, roll = 0, win = 1, lose = 0
# At time 40000: rb = 0, reset = 1, clk = 0, sum = 7, roll = 0, win = 0, lose = 0
# At time 45000: rb = 0, reset = 1, clk = 1, sum = 7, roll = 0, win = 0, lose = 0
# At time 50000: rb = 0, reset = 0, clk = 0, sum = 7, roll = 0, win = 0, lose = 0
# At time 55000: rb = 0, reset = 0, clk = 1, sum = 7, roll = 0, win = 0, lose = 0
# At time 60000: rb = 0, reset = 0, clk = 0, sum = 7, roll = 0, win = 0, lose = 0
# At time 65000: rb = 0, reset = 0, clk = 1, sum = 7, roll = 0, win = 0, lose = 0
# At time 70000: rb = 1, reset = 0, clk = 0, sum = 7, roll = 0, win = 0, lose = 0
# At time 75000: rb = 1, reset = 0, clk = 1, sum = 7, roll = 1, win = 0, lose = 0
# At time 80000: rb = 0, reset = 0, clk = 0, sum = 3, roll = 0, win = 0, lose = 0
# At time 85000: rb = 0, reset = 0, clk = 1, sum = 3, roll = 0, win = 0, lose = 1
# At time 90000: rb = 0, reset = 1, clk = 0, sum = 3, roll = 0, win = 0, lose = 0
# At time 95000: rb = 0, reset = 1, clk = 1, sum = 3, roll = 0, win = 0, lose = 0
# At time 100000: rb = 0, reset = 0, clk = 0, sum = 3, roll = 0, win = 0, lose = 0
# At time 105000: rb = 0, reset = 0, clk = 1, sum = 3, roll = 0, win = 0, lose = 0

# At time 185000: rb = 0, reset = 0, clk = 1, sum = 4, roll = 0, win = 0, lose = 0
# At time 190000: rb = 0, reset = 0, clk = 0, sum = 4, roll = 0, win = 0, lose = 0
# At time 195000: rb = 0, reset = 0, clk = 1, sum = 4, roll = 0, win = 0, lose = 0
# At time 200000: rb = 1, reset = 0, clk = 0, sum = 4, roll = 0, win = 0, lose = 0
# At time 205000: rb = 1, reset = 0, clk = 1, sum = 4, roll = 1, win = 0, lose = 0
# At time 210000: rb = 0, reset = 0, clk = 0, sum = 12, roll = 0, win = 0, lose = 0
# At time 215000: rb = 0, reset = 0, clk = 1, sum = 12, roll = 0, win = 0, lose = 1
# At time 220000: rb = 0, reset = 0, clk = 0, sum = 12, roll = 0, win = 0, lose = 1
# At time 225000: rb = 0, reset = 0, clk = 1, sum = 12, roll = 0, win = 0, lose = 1
# At time 230000: rb = 1, reset = 0, clk = 0, sum = 12, roll = 0, win = 0, lose = 1
# At time 235000: rb = 1, reset = 0, clk = 1, sum = 12, roll = 0, win = 0, lose = 1
# At time 240000: rb = 0, reset = 0, clk = 0, sum = 7, roll = 0, win = 0, lose = 1
# At time 245000: rb = 0, reset = 0, clk = 1, sum = 7, roll = 0, win = 0, lose = 1
# At time 250000: rb = 0, reset = 0, clk = 0, sum = 7, roll = 0, win = 0, lose = 1
# At time 255000: rb = 0, reset = 0, clk = 1, sum = 7, roll = 0, win = 0, lose = 1
# ** Note: $finish : D:/VS_Code/Verilog_folder/College_lab/6th sem/dice_game_tb.v(65)
# Time: 260 ns Iteration: 0 Instance: /dice game tb

```

### 1. Initialization Phase:

- a. At time 0: The reset is high, initializing the system. rb is low, and clk is 0.
- b. At time 10: The reset is deasserted, and the system is ready for operation.

### 2. Case 1: Immediate Win:

- a. At time 20: rb is asserted (1) to indicate the start of a new game.
- b. At time 30: rb is deasserted, and sum is set to 7. The system enters FIRST\_ROLL state, detects sum of 7, and moves to WIN\_STATE.
- c. win signal goes high, indicating a win.

### 3. Case 2: Immediate Lose:

- a. At time 70: rb is asserted again for a new game.
- b. At time 80: rb is deasserted, and sum is set to 3. The system enters FIRST\_ROLL state, detects sum of 3, and moves to LOSE\_STATE.
- c. Lose signal goes high, indicating a loss.

### 4. Case 3: Roll Again and Win:

- a. At time 120: rb is asserted for a new game.
- b. At time 130: rb is deasserted, and sum is set to 4. The system enters FIRST\_ROLL state, detects sum of 4, and moves to ROLL\_AGAIN state, storing sum as point.
- c. At time 150: rb is asserted again.
- d. At time 160: rb is deasserted, and sum is set to 4 again, which matches point. The system moves to WIN\_STATE.
- e. win signal goes high, indicating a win.

### 5. Case 4: Roll Again and Lose:

- a. At time 200: rb is asserted for a new game.
- b. At time 210: rb is deasserted, and sum is set to 12. The system enters FIRST\_ROLL state, detects sum of 12, and moves to ROLL\_AGAIN state, storing sum as point.
- c. At time 230: rb is asserted again.
- d. At time 240: rb is deasserted, and sum is set to 7, which is a losing condition in ROLL\_AGAIN state. The system moves to LOSE\_STATE.
- e. Lose signal goes high, indicating a loss.

## Results

The Dice Game Verilog module successfully simulates the classic game of Craps, implementing the game's state transitions and win/lose conditions accurately. The testbench effectively verifies all critical scenarios, demonstrating that the module behaves as expected under various conditions.