PROJECT TITLE

DIGITAL LOCKER USING VERILOG HDL

OBJECTIVE:


To design a electronic digital locker using Verilog HDL using Logisim and implementation using FPGA Kit

LOGISIM:

Logisim is a tool for designing and simulating digital logic circuits. With its simple tool bar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concept related to logic circuit.

LANGUAGE USED – VERILOG IMPLEMENTATION-FPGA KIT


BLOCK DIAGRAM:



PROCEDURE


STEP 1:






D Logisim: main of lockernew11

File Edit Project Simulate Window Help




D Logisim: main of lockerpart1


File Edit Project Simulate Window Help $A \mid \blacksquare \otimes \triangleright D D$ lockerpart1 main main Wiring Wiring 10 20 Gates Plexers Arithmetic Memory Input/Outpu Base




SCHEMATIC DIAGRAM:



FLOW CHART:





OUTPUT WAVEFORM:





VERILOG CODE IN QUARTUS-II SOFTWARE:


















KIT IMPLEMENTATION IN FPGA KIT:









FPGA KIT DEMONSTRATION VIDEO:

https://drive.google.com/drive/folders/1bBPgs8-IQYcbvaz6iMaDZXlyYE9bi7g6

REFERENCE:

- ➤ Digital Logic and Computer Design M.Morris Mano (2017 edition)
- >A Guide To Digital Design And Synthesis Samir Palnitkar (1996 edition)
- >System Verilog For Verification Chris Spear & Greg Tumbush (2006 edition)
- > Research Article International Journal of Advance Technology and Engineering Exploration

WEBSITES

- >https://ieeexplore.ieee.org
- >https://www.cornell.edu
- >https://www.design-reuse.com
- >https://www.edn.com

THANK YOU!