a) Encode the decimal Number (46)10 to Gray code?

Ans Step 1: Convert (46)10 to binary.

(46)10 = (101110)2

steps: Convert binary Number to Gray code
i.e first bit of binary & Gray Code must be Same
and each subsequent of Gray Code is obtained by
xoring current bit of binary Number with
previous bit

Gray code is 111001 gray.


Define Encoder and draw its block diagram?

Encoder is an Combinational circuit which have an inputs and n outputs.

· Enable às denoted by E

when E=0 irrespective of Inputs output is o It E=1, only we get outputs.

Block diagram;




Emplain the Touthtuble of Half Adder?

A flat Adder is a Combinational circuit that performs Addition of two single-bit binary Numbers.

Truth table:

A	В	Sum	Carry
0	0	0	6
0	1	1	0
ı	D	1	6
1	1	0	1

Draw the Circuit of Full Adder? d) full Adder is a Combinational clogic ciscuit which perform Addition operation on three bit (A, B, Cin).



what is parity Generator.

A parity Generator is a dogic circuit that adds an entra bit to binary data to make the total numbers of 1's either even or odd Obis entra bit is Called a parity bit.


2a) Draw the circuit of fall Subractor?

circuit diagram of full subractor:


Equation of Difference: A + B+Cin

borrow: AB+ Acin+BCin

Post to bush



ь) Draw the Circuit of 1-bit magnitude Comparator.




Trathtable

F	A	В	Uay	A = B	ALB	A>B.
5	0	0	11	1 1	6	100
	0			0	T	0
	· l	D	14.0	0 2000	100	widning
1	l L	5 k +	A LB	L Cop	1010	0

Equation:

Draw the Circuit of full Adder cing c) two falf Adders?

> full adder is also implemented cosing two balf-Adders and one GR gate first talf Adder Second Half Addy



e)

output device

5 Marks

3a) Emplain the operation of full subractor with neat ciscuit diagram.

1) Full Subractor: It is a combinational circuit which performs Subraction operation on three binary bits (AIB, Cin) and gives of difference & Bosson

2) Block DIAGRAM !

11) Truth table:


A	B	1 Cin	1 Disterne	Borrow
0	0	0	0	0
0	0	sales are	11	1 013 1
0	15	0	1	I Dal
0	1	1	0	1
16x	D	0	1	0
1	0	oip 3	0	0
1	1	0	0	0
1	1	1	1	1

IV) Equations:

Difference = Em (1,2,4,7)


Borrow = Em (1,2,3,7).

many cutyet closes




Difference: ABC+ABC+ABC+ABC = A(BDC) + A(BOC) AD BOCIN

Borrow!



BOTTOW = AR+ACIN+BLID




Design 3 to 8 decoder using NAND gates 6)

Ans


3×8 decoder :

The No. of Inputs are 3, The no. of outputs = 8

Block Diagram




Design of 3 to 8 decoder using MAND.



Design a Code Converter that Converts Binaryinto

The Code cabich Converts binary to Gray is known as Binary to Gray Code Converter.

Block DIAGRAM:





7	46	it Bir	aly	u bit 4vay					
Bu	B 2 1	32	BI	au	(13	(72	6,		
0	0	0	0	0	0	0	0		
O	0	0	1	0	0	0)		
0	0	1	0	0	0	(1		
0	0	l	t	0	\circ	1	0		
0	1	0	0	0	1	1	0		
0	1	0	1	0	(ţ	1		
0	1	1	0	Ó	0 (0	1		
٥	1	(1	O	1	0	0		
1	0	0	0	10	0 1	Ø	Ŏ		
1	0	C	1	,	6 1	0)		
1	0	(0	10	(t	1		
1	0		()	1	a c	1	8		
1	1	(0	1	0	1	0		
1	1		0 1	1	0	1	1		
	1 1		10	1	D	0	1		
			1 1	1	0	0	0		


1c-maps


$$G_{4} = 2m (8,9,10,11,12,13,14,15)$$

 $G_{3} = 2m (4,5,6,7,8,9,10,11)$
 $G_{2} = 2m (2,3,4,5,10,11,12,13)$
 $G_{1} = 2m (1,2,5,6,9,10,13,14)$










Designing of Binary to Gray Code Convertu.



where $g_0 = b_0b_1' + b_1b_0' = b_0 \oplus b_2$ $g_1 = b_2b_1' + b_1b_2' = b_1 \oplus b_2$ $g_2 = b_2b_3' + b_3b_2' = b_3 \oplus b_2$ $g_3 = b_3.$

d) alhat is encoder? Construct 8 to 3 Encoder asing dogic gates & Truth table?

Ans: Encoder: It is a Combinational Circuit which have an inputs & n outputs

- · Enable is denoted by E.
- · when E=0, irrespective of inputs the output will be o
- · when z=1, only we get output

8 x 3 encoder.

- · The no. of inputs are 8, The no. of outputs are 3.
- · Depending on & Inpuls the output Code is Generated.

Truth table for 8 to 3 encodes


Y2	Y6	Y.5	Y4		· v	.,		1 01	ITPUTS	
1		,0	14	٧3	Y_	Ϋ́I	Yo	Az	A	Ho
0	0	D	D	O	0	0	-1	0	0	0
0	D	O	0	0	0	1	0	0	0	1
0	D	0	O	D	1	0	0	0	1	0
0	D	D	D	1	0	0	O	0	1	l
O	D	0	1	0	0	0	0	- 1-	0	0
0	0	1	0	0	0	0	0	1	0	1
D	1	0	0	0	000	0	0	100 =	aBI	0
1 -	0	0	0	0	0	0	0	۽ الحد	411)

LOGICAL EXPRESSIONS for AZ AI HI

A2: 47+46+45+44 A1: 47+46+43+42

Ao: 4+ 45 + 43 + 42.

It can be the Implemented cuing OR gates.



Explain the operation of fall Adder with neat cercuit diagram?

fall Adder: It is a combitational circuit which performs Addition operation on three bits (AIB, Cin) ie two are Significant bits and one is previous carry and gives the output as Sum & Carry.


Block DAGRAM:





Truth table:

	A	B	Cin	sum	Cay
Ó	0	0	0	0	0
ı	0	0	1	1	0
2	0	1	0	1	0
3	6	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
7	1	1	1	1	1


Equation :







Carry = AB+Bcin+Acin.



Equation

TO Marks

4 a) Amplement fall Adder asait wing Maltiplener?


Maltiplener and full Adder are two different Digital logic circuits. The Myn is digital Switch. It allows digital Information from Several Sources to be routed into Single output line.

Step 1: 10 implement full Adder using Mun we need to first create truth table of full Adda

Truth table!

1	THE RESERVE THE PERSON NAMED IN COLUMN	INPUTS	hand yet	ich o	TPUT
	A	B	CIN	SUM	Constitution of the second section is a second second section of the second sec
	0	0	0	10	0
1	0	0	1	1.1	190
1	0	11	0	1	10
1	0	11	1	0	1,
1	1	0	0	11	101
	1	0	1	0	
	1	1	0	0	
	1	1		1	,

Step 2: we need to find out minterms for Sum an carry output for treath table For Sum: & (AIB, Cin) = E(1,2,4,7) Carry: & (AIB, Cin) = E(3,5,6,7)



Emplanation:

Inputs: The Input to MO MUX is as per design table of som i.e On=A, D,=A', Oz=A', Pz=A. The Input to MI MUX as per design table of CARRY I'C DO=O, O=A, Dz=A, Dz=A,

track which

The Selection lines for both mo & M, are B & Cin.


· The outputs are Sum & CARRY.

b) Design a Code Converter that Converts BCD into ences-3 cope. 9

BCD to XS-3 Code Converter:

we are tocking BCD code and it is Converted into xs-3 Code.

Now we can take that Binary de coded decimal (BCD) of 4 bit and it Converted to XS-3 Cope



5 car, 6 car, 6 4

6 of the wind

NO FINE CLE

BCD		Cope	Jnput	1 x C	le output		
Bj	BL	I BI	Bo	N N	-3 Cod	, × ₁	X
0	0	0	0	0	0	1	1
0	0	0	11-1	0	1,04	160	10
0	0.	1	0	0	1	211	1
0	0	1	1	0		1	11
0	10	0	0	100	0	0	0
0	1	0	1	1	0	0	1
0	1	- 1	0		0 1	1	0
0	Mil	1	1	el ball	00	The)
1 ,	0	0	0	1	1	0	D
1	0	0	1	×	*	w)	1
1 10	0	Cop	0	×	*	X	X
1	0	1	1	X	1	~ /1	
19	1 -	0	0	X	×	X	×
1	1	0	1	-xx	23-	gold	×
1	1		0	x	×	*	x
1 3	bol	ab			×	XX	00/
1	1	1	1	X X	10	1	1
1	1	1	1 0	X	1/33	Sport	
8	-	1 13	01	and	100	100	11

Equations : and p 10 (asi) lagiosis

Bingsy de Coded

$$\begin{array}{lll}
\chi_3 &= & & & & \\ & &$$

(0)

K map for X3: BIRO RIBO BIBL B3BL Bik


Bill

Result: octet-1 Quad-2

Kmap for 12: X2 = B3 + B2 R0 + B1 B2.

BIBO


BIRD



Rault: Ean:


X2 = B2B1B0 + B2B0 + B2B1

K map for XI



Result!

84n: BIRO + BIBO.




Rault: odd=1

EBEN: Bo

LOGIC DIAGRAM: B3 B2 B1 B0 353 Rould 240 - ELES + 6,80 E may for xs fault odet 1 al table

40 4-bit parallel adder:

- -) A digital elet circuit that adds two binary numbers of any bit length in parallel form and produces the sum of those number in parallel form in called parallel adoles.
 - -> Two implement n-bit parallel adoles, n full adoles are required
- -> n full address are cascaded in such a way
 that the casey output from one stage is connected
 to the casey input of next stage.



Working of parallel Adder!

Step 1:- Firstly, the full adoler circuit FAI adds the bits AI and BI along with the input carry bit cin to produce the sum bit SI, where it is the LSB of output sum. A carry bit generated at this stage is transferred to the next full adder.

steps: The full added circuit FA, adds bits A, and B2 along with the casey bit C1 from previous addition. It produces the sum bit S2 which Is the second bit of the output Sum, and a casey bit C2 is also produced

steps: The FA3 adds inputs bit A3 & B3
along with carry bit C, from previous addition
to produce sumbit 53 & carry bit C3.

Stepu! The FAR adob Enput bits A4 and B4 along with the carry bit is forward from FA3. It generates S4 and C4.

The output som of parallel adoler in then given by

Sout = (454 535251.