## Unit-5 IMark

- 1. Define PLA
- A. A PLA 95 a combinational PLD (Programmable Logical Device) with both Programmable AND and OR arrays.
- 2. How is the memory size specified.
- A. The memory size is specified as MXN bits where M is the number of locations and N is the number of bits in each location.
- 3. What are the advantages of Programmable logic device over fixed function IC's.
- A. The advantages of PLDs over fixed function ICs are:
  - (a) Low development cost
  - (b) Less space requirement
  - (c) Less Power requirement
  - (d) High reliability
  - (e) Easy crocuit testing
  - (4) Easy design modification
  - (9) High derign Security
  - (h) Less design time.
- 4. State the advantages of FPGA
- A. 1. Better Performance
  - 2. Cost Efficiency
  - 2. Pavallel Task Performance
  - 4. Programmability

5 Explain D

5. Define PROM

A. A PROM 92 a field Programmable ROM. It 95 not Programmed during the manufacturing Processes but is custom Programmed by the user. Once Programmed, the data cannot be altered. PROME are manufactured with fusible links.

### 3 Marks

1. Define ROM. What are the classification of the ROM? A. ROM (Read Only Memory): We can't write the data on this memory. It is non-volatile memory. i.e, it can hold data even of Power 12 turned off.

classification of ROM:

- 1. Masked ROM
- 2. Programmable ROM
- 3. Exasable ROM
- 4. Electrically Evasable PROM
- 5. Flash Memory

? 2. Explain the Block Diagram of the Memory. Andata i/pis A Block Dragram of Memory: K-address

of A memory unit stores binary information in groups of bits called words.

\* A Word having group of 8-Bits is called byte.

The basic Stanture of memory can be indentified with data 9/ps, address Line, Read & write Pavameters!

\* A memory contains h-address lines using which we can access 3 k we word marge.

3. Write about Programmable Logic Devices.

A. A PLD contains a large number of gates, flip flops and registers that one interconnected on the clip. Many of the connections, however one fusible links that can be broken The IC is Said to be Programmable because the specific Function of the IC for a given application is determined by the Selective breaking of Some of the interconnections while leaving other significant intact.

The fuse blowing' Process can be done either by manufactures in according to (ustomer's instructions, (or) by Customer Kinself, This Process is called Programming because it Produces desired Circuit Pattern interconnecting the gates, FIFS, registers etc.

PLDS Can be reprogrammed in a few Seconds and hence gives more flexibility to Experiment with designs. \* Advantages of PLDs over fixed function ICs 1. Low development cost a. Less Space requirement

3. Less Power regularment

4. High releability

5. Sasy circuit testing

6. Easy design modification

7. High derign Security

8. Less design time

a. High Switching Speed.

4. What is FPGA?

A. An FPGA (Freld Programmable Note Array) is an I C

(Integrated Circuit) Programmed for Performing Customized Operations

for a Specified application. A designer or customer can configure

it after manufacturing, thus termed Field-Programmable.

#FPGA has thousands of gates, and an HDL (Hardware

description Language) Similar to the one used for an

ASIC (application-Specific integrated Circuit) usually

Specifies its Configuration.

# FPGiAs Contain an assemblage of Programmable logic blocks along with a hierarchy of reconfigurable inter-Connects. These helps the blocks were together just like many logic gates inter-wired in various Configurations.

5. Explain Dynamic Ram. A. Dynamic Ram (DRAM):

Dynamic Fram stores the data as a charge on the capacitor of Dynamic Fram contains thousands of Such memory cells. when COLUMN (sense) and ROW (control) lines go high, the mosfets. conducts and charges the Capacitor. When the Column and Row lines go low, the MOSFET opens and the Capacitor retains its charge. In this way it stores I bit.

## 5 Marks

- 1. Write a short notes on (?) EPROM (:) EEPROM
- A. (?) EPROM (Essasable Programmable Read Only Memory):-
  - Packet of charge in buried layer of Ic chip.
  - \* EPROMs can be Programmed by the user with a Special EPROM Programmer.
  - we can exace the stored data in the EPROM by exposing the chip to ultraviolet light through the quartz window for 15 to 20 minutes.
  - of It is not Possible to exase Selective information, when exased the entire information is lost

\* The chip can be repregrammed.

- (9) EEPROM (Electrically Exacable Programmable ROM):
  - \* EETROMS also use MOS Circuitary very Sandan to that of EPROM
  - \* The data is Stored as charge (or) no charge on an insula -ted layer (or) an insulated floating gate in the device.
  - The Producted Layer is made very thin (2200A)
  - \* FEPROM allows Selective exacing at the register level reather than exacing all the information Since the information can be changed by using electore Signals.
  - & EEPROM also has a Special chip exase mode by which entire Chip can be erased in 10m sec.
  - \* EEPROMI are most expensive.

#### a. Differentiate Between RAM and ROM

RAM # RAM Stands for Random # ROM stands for Read Only
Access Memory
Memory
Memory
Memory
Access Memory
Access Memory
And # ROM 25 Non-Volatile Memory and the RAM 25 Non-Volatile

et loses data when Power es retains data even when Power is off. tuen off.

- \* RAM Performs both Read and \* ROM Perform read only Wrote
- \* RAM Speed is higher than \* ROM Speed is slower than ROM
- Primary Memory.

- \* RAM data can be Modified. \* ROM data can not be Modified
- or RAM is used as CPU cache, or ROM is used as Fromwore by MPC=0Controllers.

or CPU can Directly access data

- \* RAM stores Dato temporarily
- \* RAM PI PA Form of Chip.
- \* RAM is Expensive than FOM.
- \* Examples: SRAM & DRAM

\* Data 92 copsed from Rom to RAM cothat CPU can access its Data.

\* Rom Stores Data permanently

\* ROM 91 generally optical drivers

made of Magnetic Tapes. A ROM is cheaper as compared to

RAM.


\* Examples: PROM, EPROM & EEPROM

3. Implement the Following function using a PAL


F(A,B,C,D) = 2m (0,1,2,3,4,5,7,10,11,12,13,14,15)

A. For PAL, The AND array is Programmable and will be having of fixed OR array

# PAL has Programmable AND array and a fixed OR array.



F= Em(0,1,2,3, 4,5, 7, 10,11,12,13,14,15)



F = AB+CD+AC+BC

Programming Table of PAL:

Product terms	AA!	D gata	c sub	uts D	Equation
		1	10 . =1	_	F= AB+ CD+
tel Sommer in	*   4	_		1	AC +BC
. 1011 <b>3</b> 0 m 1911 . 1	0	7	0	- 4	Para de la companya della companya della companya della companya de la companya della companya d
4	-	0	1	_	

Realization of the given function Using PAL:

A
B
C
D
Freed OR assurant

4. Differentiate Static and Dynamic RAM. DRAM SRAM \* Thes Contains more memory cells promed 22 st Thes contains less Memory Cells Per unit area. Per unit area. # It has more access time so, these # It has less access time are Slower in Operation So these are faster (time required to access the data (time required to access the data es less) (900m 29 \* These are constructed by MOS or These are Constructed by transistors. 719p-710ps. \* Cost ?s less \* Cost Ps more \* It requires no refreshment 1 Tt requires continous refreshment \* Tackage density is high \* Tackage density is low # H/w Complexity is less HH/W Complexity is high 5. Write the Composisson Between PROM, PLA and PAL? PLA PAL # PROM \* Both AND & OR & OR array ?2 foxed 29 parres CLAA \* array are Programm and AND array 75 Fred OR array is -able. Programmable. Programmable. \* cost Per, and more \* cheaper and Samples. \* cheaper and Simple complex than PAL, to use. PROM

\* AND away can be

Programmed to get

desined win terms

# AND array can be

win teams

Programmed to get desined

\* All men terms are

decoded

PROM		PLA		PAL	
# Only Boole	an Function	* Any Boolean	, function	* Any Boole	ean function
en Standard	902 .	in SOP toom	can be	in SOP form	n can be
form can b	e Empleme	implemented	using	Proplemented	using PAL
-nted using	PROM	PLA			U
		and severally			
		ing the fact of		2	4
				/.=-	
\$ .1			$V_{2} = I = \frac{1}{\epsilon_{3}} + \frac{i}{\epsilon_{3}}$		
		y a x i hada			

# UNIT-5

#### 10 Marks

1. Implement the following Boolean function using PAL with fown inputs and also write the PAL Programming table.

$$F_2(A,B,C,D) = \leq m(0,2,3,4,5,6,7,8,10,11,15)$$

$$F_3(A,B,C,D) = \leq m(7,8,9,10,11,12,13,14,15)$$


$$F_{H}(A,B,C,D) = \Sigma m(2,12,13)$$

Step 1:- k-map Simplification

F, :-	CD	<u>c</u> D	CD	CD
AB AB	0	· ①	3	<b>①</b>
AB	4	5	7	6
AB	2	13	15	14
AB AB	8	9	u	10

Result: Parr = 2 Sy: FI= ABC +ACD +ABCD+ABCD

Ey: AB + (D+BD=+)



Egs ABT + ABCD = Fy

Step 2: Write the Programming table

Function 7, has 4 Product terms

France 3 Product terms

France 2 Product terms

France 2 Product terms

France 2 Product terms

PAL Programming table :-


Product term AND gate 9/P's		outputs	
1 soduce ces	ABCD		
1	1 1 0 -		
. 2	1 - 0 0	FI = ABC+ACD +ABCD+ABCD	
3	0000		
4	0 0 1 0		
5	0 1		
6	1 1	+ += AB+ CD+BD	
7	- 0 - 0		
9	·	F3 = A + BCD	
10	_ ( 1 1	73= # 4 600	
11			
12			
13	1 1 0 -		
14	0 0 0	Fy= ABC + ABCD	
15			
16			

Step 3 %- Realization of the function using Programmable Array


-) for each 'I' or 'o' in the table we mark the corresponding intersection in the diagram with the Symbol for an interact fuse.

-> For each dash, we mark the diagram with blown fuses in both the true and complement inputs.

-> A Symbol 'x' inside the AND gate is used to indicate that all it's input fuses one intact.



Design a 3 bit binary to Gray code converter using PLA




B2, B1 and B0 are-the binary imputs and G12, G11 and G10 are the Gray outputs.


Truth table: >

Binary		Gray			
B <sub>2</sub>	В,	Bo	G12	GII	Gio
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

From the table, the expressions for the outputs are:




ALTER ALLES



The product term generated in each AND gate is listed along the output of the gate in the logic diagram.

The product term is determined from the inputs whose cross points

The output of an or gate gives the logic sum of selected product



3. Realize the BCD to EXCESS-3 code convextor using

PROM

Block Diagrams

B2 > BCD to > 12

B1 > Excess-3 code > E1

B0 > Convexter > En

The BCD number 9.5 Converted into Exiess-3 code 1 then it 9.5 Called as BCD to Excess-3 code converter.

TI TILO	
Truth Table: dec B2 B, Bo Eg E2 E	1 E0
0 0 0 0 0	1 1
1 0 0 1 0 1	0 0
2 0 10 0 1	0 1
3 0 1 1 0 1	1 0
4 1 0 0 0 1	1 1
5 1 0 1 1 0	0 0
6. 1 1 0	0 1
7 1 1 1 0	0

Equations:  $E_3 = \text{Em}(5, 6, 7)$   $E_2 = \text{Em}(1, 2, 3, 4)$   $E_1 = \text{Em}(0, 3, 4, 7)$  $E_0 = \text{Em}(0, 2, 4, 6)$ 

The Imput is a 3-bit binary number.

So, the PROM (Programmable Read Only Memory) requires a 3x8 Deceder. It generates the equivalent Excess-3 code Hence, it has four outputs and requires four 'OR' gates.

Sonce, the PROM has fred AND gates, no minimi zation is

1. To realize Ez, the address Lines 5,6,7 we used to connect to the output line.

2. To realize £2, the address Lines 1,2,3,4 are used to Connect to the Output Line.

3. To realize E,, the address Lines 0,3, 4,7 one used to connect to the output line.

4. To realize Eo, the address Lines 0,2,4,6 are used to connect to the output line.

Logic Dagram:

