

1 mark

①

1) (a) Minterm:- It is a product term in which all the variables must exist either in the normal form or complement form (SOP form)

$$\text{Ex:- } f(A, B, C) = AB + \underbrace{ABC}_{\text{minterm}} + \bar{B}\bar{C}$$

Maxterm:- It is a sum term in which all the variables must exist either in the normal form or complement form (POS form)

$$\text{Ex:- } f(A, B, C) = (\bar{A} + B) \cdot \underbrace{(A + B + C)}_{\text{maxterm}} \cdot (A + \bar{B} + \bar{C})$$

(b)  $F(x, y, z) = \sum m(0, 1, 2, 4, 6)$  using K-map

	$\bar{B}\bar{C}$		$\bar{B}C$		$BC$		$B\bar{C}$	
$\bar{A}$	0	1	3	2	1	0	5	4
$A$	4	5	7	6	1	0	3	2

Group 1: Pair:  $\bar{A}\bar{B}$

Group 2: Quad:  $\bar{C}$

$$= \bar{A}\bar{B} + \bar{C}$$

(c) Multiplexer

- The circuit which accepts multiple inputs but presents only one output.
- Works with principle many to one
- Ex:-  $2 \times 1$  Mux,  $8 \times 1$  Mux

Demultiplexer

- The circuit which accepts only one input but presents multiple outputs
- Works with principle one to many
- Ex:-  $1 \times 2$  Demux,  $1 \times 8$  Demux.




2  
d) Combinational circuits:-

They consist of 'n' input lines, 'm' output lines and these 'm' output lines depend only on the present 'n' input lines and not on the previous lines.

Ex:- Mux, Demux etc.

e)  $2 \times 1$  Mux.



A  $2 \times 1$  Multiplexer is a combinational logic circuit that has only two inputs and 1 output and 1 selection line.


$$= A + BC$$

~~∴ Absorption~~  
~~Absorption law~~

b) Design a 4x1 Multiplexer. 3 MARKS ③.

Sol The number of input lines are four and there will be one output and two select lines.

• Block Diagram




Truth Table

$S_1$	$S_0$	$Y$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

• Equation :-

$$Y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$





c) Solve the below four variable logic function using K-map  
 $f(A, B, C, D) = \sum m(0, 1, 2, 3, 5, 7, 8, 9, 11, 14)$

Sol

AB \ CD	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	0 1	1 1	3 1	2 1
$\bar{A}B$	4 1	5 1	7 1	6 0
$AB$	12 0	13 0	15 0	14 1
$A\bar{B}$	8 1	9 1	11 1	10 0

Result:

Quad = 4

$$\therefore f = \bar{A}\bar{B} + \bar{A}D + \bar{B}\bar{C} + \bar{B}D + ABC\bar{D}$$

5.

Group 2: (1, 3, 5, 7)  $\Rightarrow \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}CD + \bar{A}B\bar{C}D + \bar{A}BCD = \bar{A}D$ .

Group 3: (0, 1, 8, 9)  $\Rightarrow \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + A\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}D = \overline{B}\overline{C}$

Group 4: (1, 3, 9, 11)  $\Rightarrow \overline{A}\overline{B}CD + \overline{A}B\overline{C}D + A\overline{B}\overline{C}D + A\overline{B}CD = \overline{B}D$ .

d) Simplify the following Boolean expression using K-map and implement it with AOI logic gates.

$$f(a, b, c) = \sum m(1, 3, 7, 11, 15) + d(0, 2, 5)$$

$$f(a,b,c) = \sum m(1,3,7,11,15) + d(0,2,5)$$

Sol

AB \ CD

	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	0 X	1 1	3 1	2 X
$\bar{A}B$	4 X	5 1	7 1	6 1
$AB$	12 1	13 1	15 1	14 1
$A\bar{B}$	8 1	9 1	11 1	10 1

Group :- 1

$$\overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}CD$$

$$= \overline{A}\overline{B}$$

Group : 2

$$\begin{aligned} & \frac{2}{\overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}CD + \overline{A}B\overline{C}D + \overline{A}BCD} \\ & = \overline{A}D \end{aligned}$$




group-3

6

$$\bar{A}\bar{B}CD + \bar{A}BCD + ABCD + A\bar{B}CD \\ = CD.$$

$$\Rightarrow \bar{A}\bar{B} + \bar{A}D + CD = Y \\ = \bar{A}(\bar{B} + D) + CD.$$

AOI logic



(c) Explain the design procedure for combinational logic circuits.

Sol The design of combinational circuits starts from the verbal description of the problem and ends in a logic circuit diagram or a set of Boolean functions from which the logic diagram can be easily obtained. The procedure involves the following steps:

- 1) The problem is stated.
- 2) The number of available input variables and required output variables is determined.
- 3) The input and output variables are assigned letter symbols.
- 4) The truth table that defines the required relationship between inputs and outputs is derived.
- 5) The simplified Boolean function for each output is obtained.
- 6) The logic diagram is drawn.

a) Obtain the standard SOP of  $A + BC' + ABD' + ABCD$

(7)

$$\text{Let } f = A + BC' + ABD' + ABCD.$$

First Term:  $A$

$$= A(B+B')(C+C')(D+D')$$

$$= (AB + AB')[CD + CD' + C'D + C'D']$$

$$= \overset{(15)}{ABCD} + \overset{(14)}{ABCD'} + \overset{(13)}{ABC'D} + \overset{(12)}{ABC'D'} + \overset{(11)}{AB'CD} + \\ AB'CD' + AB'C'D + AB'C'D'$$

Second Term:  $\Rightarrow BC'$

$$= (A+A')B \cdot C' (D+D')$$

$$= [AB + A'B][C'D + C'D']$$

$$= \overset{(10)}{ABC'D} + \overset{(9)}{ABC'D'} + \overset{(8)}{A'BC'D} + \overset{(7)}{A'BC'D'}$$

Third Term:  $ABD'$

$$= AB(C+C')D'$$

$$= A \cdot B[CD' + C'D']$$


$$= \overset{(14)}{ABCD'} + \overset{(12)}{ABC'D'}$$

Fourth Term:  $ABCD$

$$\text{SOP} = \sum m(4, 5, 8, 9, 10, 11, 12, 13, 14, 15)$$

3) a) Simplify the following expression using k-map and realise using NOR gates  $f = \prod M(0, 4, 6, 7, 8, 12, 13, 14, 15)$ .


Sol  $f = \prod M(0, 4, 6, 7, 8, 12, 13, 14, 15)$



$$f = (C+D)(\bar{A}+\bar{B})(\bar{B}+\bar{C})$$

$$\bar{f} = \overline{(C+D)(\bar{A}+\bar{B})(\bar{B}+\bar{C})}$$

$$= \overline{C+D} + \overline{\bar{A}+\bar{B}} + \overline{\bar{B}+\bar{C}}$$






b) Implement the following boolean function with 8:1 multiplexer  $F(A, B, C, D) = \sum m(0, 2, 6, 10, 11, 12, 13) + d(3, 8, 14)$

i). Implementation Table:-

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$\bar{A}$	1		1	X			1	
$A$	X		1	1	1	1	X	
	0	1	2	3	4	5	6	7
	8	9	10	11	12	13	14	15
	1	0	1	1	A	A	1	0

- 1). The inputs  $I_0, I_2, I_3$  and  $I_6$  are connected to 1.
- 2). The inputs  $I_1, I_7$  are connected to logic 0.
- 3). The inputs  $I_4, I_5$  are connected to A.


ii). Logic Diagram:-



- 1). The Selection lines are B, C, D.
- 2). The output is represented as 'Y'.

(c) Construct 4:1 Mux using logic gates and Truth Table  
 Ans) The number of input lines are four and there will be two select lines and one output line. (10)

Block Diagram




Truth Table

$S_1$	$S_0$	$Y$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

Equation:-  $\bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$

Logic circuit




Operation :-

- i) If  $S_1 = 0, S_0 = 0$  Gate 1 is active  $\therefore$  Output  $D_0$
- ii) If  $S_1 = 0, S_0 = 1$  Gate 2 is active  $\therefore$  Output  $D_1$
- iii) If  $S_1 = 1, S_0 = 0$  Gate 3 is active  $\therefore$  Output  $D_2$
- iv) If  $S_1 = 1, S_0 = 1$  Gate 4 is active  $\therefore$  Output  $D_3$

e) Construct 1:4 Demux using logic gates and (11) truth table.

Ans) It has one input and four outputs. The number of select lines are two.

Block Diagram




Truth Table

$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	I
0	1	0	0	I	0
1	0	0	I	0	0
1	1	I	0	0	0

Equation :-  $Y_0 = \bar{S}_1 \bar{S}_0 I$  ,  $Y_1 = \bar{S}_1 S_0 I$   
 $Y_2 = S_1 \bar{S}_0 I$  ,  $Y_3 = S_1 S_0 I$

Circuit :-



Operation :-

- i) when  $S_1 = 0$ ,  $S_0 = 0$ , only AND gate 1 is active,  $\boxed{Y_0 = I}$
- ii) when  $S_1 = 0$ ,  $S_0 = 1$ , only AND gate 2 is active,  $\boxed{Y_1 = I}$
- iii) when  $S_1 = 1$ ,  $S_0 = 0$ , only AND gate 3 is active,  $\boxed{Y_2 = I}$
- iv) when  $S_1 = 1$ ,  $S_0 = 1$ , only AND gate 4 is active,  $\boxed{Y_3 = I}$



c) Interpret Minterm and Maxterm for Four Variables used K-Map.

(i). Minterms :-

AB \ CD	00 $\overline{C}\overline{D}$	01 $\overline{C}D$	11 $CD$	10 $C\overline{D}$
00 $\overline{A}\overline{B}$	$\overline{A}\overline{B}\overline{C}\overline{D}$ (0)	$\overline{A}\overline{B}\overline{C}D$ (1)	$\overline{A}\overline{B}CD$ (3)	$\overline{A}\overline{B}C\overline{D}$ (2)
01 $\overline{A}B$	$\overline{A}B\overline{C}\overline{D}$ (4)	$\overline{A}B\overline{C}D$ (5)	$\overline{A}BCD$ (7)	$\overline{A}B C\overline{D}$ (6)
11 $AB$	$AB\overline{C}\overline{D}$ (12)	$AB\overline{C}D$ (13)	$ABCD$ (15)	$AB C\overline{D}$ (14)
10 $A\overline{B}$	$A\overline{B}\overline{C}\overline{D}$ (8)	$A\overline{B}\overline{C}D$ (9)	$A\overline{B}CD$ (11)	$A\overline{B} C\overline{D}$ (10)

(ii). Maxterms :-

AB \ CD	00 $C+D$	01 $C+\overline{D}$	11 $\overline{C}+\overline{D}$	10 $\overline{C}+D$
00 $A+B$	$(A+B+C+D)$ (0)	$(A+B+C+\overline{D})$ (1)	$(A+B+\overline{C}+\overline{D})$ (3)	$(A+B+\overline{C}+D)$ (2)
01 $A+\overline{B}$	$(A+\overline{B}+C+D)$ (4)	$(A+\overline{B}+C+\overline{D})$ (5)	$(A+\overline{B}+\overline{C}+\overline{D})$ (7)	$(A+\overline{B}+\overline{C}+D)$ (6)
11 $\overline{A}+\overline{B}$	$(\overline{A}+\overline{B}+C+D)$ (12)	$(\overline{A}+\overline{B}+C+\overline{D})$ (13)	$(\overline{A}+\overline{B}+\overline{C}+\overline{D})$ (15)	$(\overline{A}+\overline{B}+\overline{C}+D)$ (14)
10 $\overline{A}+B$	$(\overline{A}+B+C+D)$ (8)	$(\overline{A}+B+C+\overline{D})$ (9)	$(\overline{A}+B+\overline{C}+\overline{D})$ (11)	$(\overline{A}+B+\overline{C}+D)$ (10)

4) A (i) Implement the following Boolean function using  
8:1 Multiplexer (10 Marks) 13

$$F(A, B, C, D) = \sum m(0, 2, 6, 10, 11, 12, 13) + d(3, 8, 14)$$


b) Implement the following boolean function with 8:1 <sup>(9)</sup> multiplexer  $F(A,B,C,D) = \sum m(0,2,6,10,11,12,13) + d(3,8,14)$

i). Implementation Table:-

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$\bar{A}$	1 (0)	1 (1)	1 (2)	X (3)			1 (6)	
$A$	X (8)		1 (10)	1 (11)	1 (12)	1 (13)	X (14)	
	1	0	1	1	A	A	1	0

- 1) The inputs  $I_0, I_2, I_3$  and  $I_6$  are connected to 1.
- 2) The inputs  $I_1, I_7$  are connected to logic 0.
- 3) The inputs  $I_4, I_5$  are connected to A.

ii). Logic Diagram:-



- 1) The Selection lines are  $B, C, D$ .
- 2) The output is represented as ' $Y$ '.



4.b) i). Simplify the following function

$$f(A, B, C, D) = \pi(3, 7, 8, 12, 15) + \pi d(9, 14).$$

i) Simplify the following function  
 $F(A, B, C, D) = \Pi(3, 7, 8, 12, 15) + \Pi_d(9, 14)$

(14)

AB \ CD	00	01	11	10
00	0	1	1	2
01	4	5	1	6
11	1	13	1	14
10	1	X	11	10

Result:-

Pair: 5

Group 1:-

$$\cancel{\bar{A}\bar{B}CD + \bar{A}BED} = \bar{A}CD$$

Group 2:-

$$\cancel{ABCD + ABED} = BCD$$

Group 3:-

$$\cancel{ABCD + AB\bar{C}\bar{D}} = AB\bar{C}$$

Group 4:-

$$\cancel{AB\bar{C}\bar{D} + AB\bar{C}D} = \bar{A}\bar{C}\bar{D}$$

Group 5:-

$$\cancel{AB\bar{C}\bar{D} + AB\bar{C}D} = \bar{A}\bar{B}\bar{C}$$

Group 1:-  $\bar{A} + C + D$

Group 2:-  $\bar{A} + B + C$

Group 3:-  $A + \bar{C} + \bar{D}$

Group 4:-  $B + \bar{C} + \bar{D}$

Group 5:-  $\bar{A} + \bar{B} + C$

$$f = (\bar{A} + C + D)(\bar{A} + B + C)(A + \bar{C} + \bar{D})(\bar{A} + \bar{B} + C)(B + \bar{C} + \bar{D})$$

$$\Rightarrow \cancel{\bar{A}CD + BCD + ABC + \bar{A}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}}$$

## Multiplexer

## Demultiplexer

1). Multiplexer is a Combinational Circuit which has  $2^n$  inputs and One output.

2). The number of Selection lines are  $n$ .

3). It is also called as Many to One.

4). It is used as a 'Data Selector'.

5). Examples :

2X1 MUX

4X1 MUX

8X1 MUX - -

1). Demultiplexer is a Combinational circuit which has One input and  $2^n$  outputs.

2). The number of selection lines are  $n$ .

3). It is also called as One to Many.

4). It is used as a 'Data Distributor'.

5). Examples :-

1X2 Demux


1X4 Demux.

1X8 Demux - -



(C) Construct 8:1 Mux using logic gates and truth table

Block Diagram




(16)

E	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	X	X	X	
1	0	0	0	$I_0 E \bar{S}_2 \bar{S}_1 \bar{S}_0$
1	0	0	1	$I_1 E \bar{S}_2 \bar{S}_1 S_0$
1	0	1	0	$I_2 E \bar{S}_2 S_1 \bar{S}_0$
1	0	1	1	$I_3 E \bar{S}_2 S_1 S_0$
1	1	0	0	$I_4 E S_2 \bar{S}_1 \bar{S}_0$
1	1	0	1	$I_5 E S_2 \bar{S}_1 S_0$
1	1	1	0	$I_6 E S_2 S_1 \bar{S}_0$
1	1	1	1	$I_7 E S_2 S_1 S_0$

- 8 inputs
- 1 output
- 3 select lines

Logic circuit



Definition: Multiplexer is a Combinational circuit which has 8 inputs and One output and 3 Selection lines.

Truth Table :-

(H)

E	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	x	x	x	0
1	0	0	0	I <sub>0</sub>
1	0	0	1	I <sub>1</sub>
1	0	1	0	I <sub>2</sub>
1	0	1	1	I <sub>3</sub>
1	1	0	0	I <sub>4</sub>
1	1	0	1	I <sub>5</sub>
1	1	1	0	I <sub>6</sub>
1	1	1	1	I <sub>7</sub>

Equation:

$$Y = E \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + E S_2 \bar{S}_1 \bar{S}_0 I_1 + E \bar{S}_2 S_1 \bar{S}_0 I_2 + E \bar{S}_2 S_1 S_0 I_3 + E S_2 \bar{S}_1 S_0 I_4 + E S_2 \bar{S}_1 S_0 I_5 + E S_2 S_1 \bar{S}_0 I_6 + E S_2 S_1 S_0 I_7$$

Theory:

- 1) When  $S_2=0, S_1=0, S_0=0 \Rightarrow$  Output,  $Y = I_0$
- 2) When  $S_2=0, S_1=0, S_0=1 \Rightarrow$  Output  $Y = I_1$
- 3) When  $S_2=0, S_1=1, S_0=0 \Rightarrow$  Output  $Y = I_2$
- 4) When  $S_2=0, S_1=1, S_0=1 \Rightarrow$  Output  $Y = I_3$
- 5) When  $S_2=1, S_1=0, S_0=0 \Rightarrow$  Output  $Y = I_4$
- 6) When  $S_2=1, S_1=0, S_0=1 \Rightarrow$  Output  $Y = I_5$
- 7) When  $S_2=1, S_1=1, S_0=0 \Rightarrow$  Output  $Y = I_6$
- 8) When  $S_2=1, S_1=1, S_0=1 \Rightarrow$  Output  $Y = I_7$