UNIT - III

a) Encode the decimal Number $(46)_{10}$ to Gray code?

Ans Step 1 : Convert $(46)_{10}$ to binary.

$(46)_{10} = (101110)_2$

Step 2: Convert binary Number to Gray code i.e first bit of binary & Gray code must be same and each subsequent of Gray code is obtained by xoring current bit of binary Numbes with previous bit

Gray code is 111001_{gray}.

b) Define Encoder and draw its block diagram?

Encoder is an Combinational circuit which have 2^n inputs and n outputs.

- Enable is denoted by E
- when E=0 irrespective of Inputs output is 0

If E=1, only we get outputs.

Block diagram:



c) Explain the Truth table of Half Adder?

A Half Adder is a Combinational Circuit that performs Addition of two Single-bit binary Numbers.

Truth table:

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

d) Draw the Circuit of full Adder ?

full Adder is a Combinational dogic Ciscuit which perform Addition operation on three bit (A, B, C_{in}).



e) what is parity Generator.

A parity Generator is a dogic ciscuit that adds an extra bit to binary data to make the total numbers of 1's either even or odd

This extra bit is Called a parity bit.

3 Marks

2a) Draw the circuit of full Subractor?

Circuit diagram of full Subractor:

Equation of Difference : $A \oplus B \oplus C_{in}$

borrow : $\bar{A}B + \bar{A}C_{in} + BC_{in}$



b) Draw the circuit of 1-bit magnitude Comparator?



logic Circuit of 1 bit Comparator:

Truth table

A	B	A = B	A < B	A > B
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	1	0	0

Equations:

1) $A < B = A'B$

2) $A = B = A'B' + AB = A \odot B$

3) $A > B = AB'$

c) Draw the Circuit of full Adder using two Half Adders ?

A full Adder is also implemented using two half-Adders and one OR gate



d) Compare Decoder and Demux.

Decoder	DEMUX.
• A decoder has 'n' input lines & max of 2^n - output lines • Block DIAGRAM 	• A Demux has Single input 'n' selection lines & max of 2^n outputs. • Block DIAGRAM 
• Decoder is an Inverse of Encoder • Decoder is used to detect bits, encoding data • Decoder has no Select lines	• Demux is an Inverse of multiplexer. • Demux is used in Switching, data distribution • Demux Contains Select lines.

e)

Encoder	Multiplexer.
• Block diagram 	• Block diagram. 
• In encoder the outputs are generate the binary Code, Corresponding to the Input value • Encoder is a many Inputs to many output devices	• In Multiplexer selectors Input determines which Input cline is Selected and routed to Single o/pline. • Multiplexer is a many Input to one output device

5 Marks

3 a) Explain the operation of full Subractor with neat circuit diagram.

i) **full Subractor:** It is a combinational circuit which performs Subraction operation on three binary bits (A, B, Cin) and gives o/p difference & Borrow

ii) **Block DIAGRAM:**



iii) **Truth table:**

A	B	Cin	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

v)

iv) **Equations:**

Difference = $\Sigma m(1, 2, 4, 7)$

Borrow = $\Sigma m(1, 2, 3, 7)$.

v) Simplification



Difference: $\bar{A}\bar{B}C + \bar{A}BC + A\bar{B}\bar{C} + ABC$

$= \bar{A}(B \oplus C) + A(B \odot C)$

$= A \oplus B \oplus C_{in}$

Borrow:



Borrow = $\bar{A}B + \bar{A}C_{in} + BC_{in}$

vi Implementation



b) Design 3 to 8 decoder using NAND gates

Ans 3x8 decoder :

The No. of Inputs are 3, The no. of outputs = 8

Block Diagram :



Design of 3 to 8 decoder using NAND.



c) Design a Code Converter that Converts Binary into Gray Code

The Code which Converts binary to Gray is known as Binary to Gray Code Converter.

BLOCK DIAGRAM:



4bit Binary				4 bit Gray			
B_4	B_3	B_2	B_1	G_4	G_3	G_2	G_1
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

K-maps

$$G_4 = \Sigma m(8,9,10,11,12,13,14,15)$$

$$G_3 = \Sigma m(4,5,6,7,8,9,10,11)$$

$$G_2 = \Sigma m(2,3,4,5,10,11,12,13)$$

$$G_1 = \Sigma m(1,2,5,6,9,10,13,14)$$



$G_4 = B_4$



$G_3 = B_4 \oplus B_3$



$G_2 = B_3 \oplus B_2$



$G_1 = B_2 \oplus B_1$.

Designing of Binary to Gray Code Converter.



where $g_0 = b_0 b_1' + b_1 b_0' = b_0 \oplus b_2$

$g_1 = b_2 b_1' + b_1 b_2' = b_1 \oplus b_2$

$g_2 = b_2 b_3' + b_3 b_2' = b_3 \oplus b_2$

$g_3 = b_3$.

d) What is encoder ? Construct 8 to 3 encoder using logic gates & Truth table ?

Ans: Encoder : It is a Combinational circuit which have 2n inputs & n outputs

- Enable is denoted by E.
- when E=0, irrespective of inputs the output will be 0
- when E=1, only we get output

8 x 3 encoder.

- The no. of inputs are 8, The no. of outputs are 3.
- Depending on 8 Inputs the output Code is Generated.

Truth table for 8 to 3 encoder

Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0	OUTPUTS		
								A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

LOGICAL EXPRESSIONS for A_2 A_1 A_0

A_2 : $Y_7 + Y_6 + Y_5 + Y_4$

A_1 : $Y_7 + Y_6 + Y_3 + Y_2$

A_0 : $Y_7 + Y_5 + Y_3 + Y_1$.

It Can be Implemented using OR Gates.



2 Explain the operation of full Adder with neat circuit diagram?

Full Adder: It is a combinational circuit which performs Addition operation on three bits (A, B, Cin) i.e two are significant bits and one is previous carry and gives the output as Sum & Carry.

BLOCK DIAGRAM:



Truth table:

	A	B	Cin	Sum	Cy
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
7	1	1	1	1	1

Equation:

$Sum = \Sigma m(1,2,4,7)$

$Carry = \Sigma m(3,5,6,7)$

K-Map :

Sum :



$\Rightarrow$ $\bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$

$= \bar{A}(\bar{B}C_{in} + B\bar{C}_{in}) + A[\overline{B\bar{C}_{in} + BC_{in}}]$

$= \bar{A}(B \oplus C_{in}) + A(\overline{B \oplus C_{in}})$

$= \bar{A}(B \oplus C_{in}) + A(\overline{B \oplus C_{in}})$

Sum = $A \oplus B \oplus C_{in}$

Carry :



Carry = $AB + BC_{in} + AC_{in}$.

Logic circuit :



10 Marks

4 a) Implement full Adder circuit using Multiplexer ?

Multiplexer and full Adder are two different Digital logic circuits. The Mux is digital switch. It allows digital Information from Several Sources to be routed into Single output line.

Step 1: To implement full Adder using Mux we need to ~~first~~ create truth table of full Adder

Truth table :

INPUTS			OUTPUT	
A	B	CIN	SUM	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Step 2: We need to find out minterms for Sum an Carry output for truth table

for Sum : $f(A,B,Cin) = \Sigma(1,2,4,7)$

Carry : $f(A,B,Cin) = \Sigma(3,5,6,7)$

Step 3: Now we need equations for Sum and Carry

IMPLEMENTATION TABLE : SUM

	D_0	D_1	D_2	D_3
$\bar{A}$	0	(1)	(2)	3
A	(4)	5	6	(7)
INPUT TO MUX	A	$\bar{A}$	$\bar{A}$	A

for Sum minterms are (1,2,4,7).

IMPLEMENTATION TABLE : CARRY

	D_0	D_1	D_2	D_3
$\bar{A}$	0	1	2	(3)
A	4	(5)	(6)	(7)
INPUT MUX	0	A	A	1

for Carry minterms are (3,5,6,7).

LOGIC CIRCUIT :



Explanation:

Inputs: The Input to M0 MUX is as per design table of Sum i.e $D_0 = A$, $D_1 = A'$, $D_2 = A'$, $D_3 = A$.

The Input to M_1 MUX as per design table of CARRY i.e $D_0 = 0$, $D_1 = A$, $D_2 = A$, $D_3 = 1$.

The Selection lines for Both M0 & M_1 are B & Cin.

- The Outputs are Sum & CARRY.

b) Design a Code Converter that Converts BCD into excess-3 code.?

BCD to XS-3 Code Converter:

we are taking BCD code and it is Converted into XS-3 Code.

Now we can take that 8 Binary de Coded decimal (BCD) of 4 bit and it Converted to XS-3 Code



Truth table:

BCD CODE Input				XS-3 Code Output			
B_3	B_2	B_1	B_0	X_3	X_2	X_1	X_0
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	1
0	1	0	0	1	0	0	0
0	1	0	1	1	0	0	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	1	0	0
1	0	0	1	x	x	x	x
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x

Equations:

$X_3 = \Sigma m(5,6,7,8,9) + d(10,11,12,13,14,15)$

$X_2 = \Sigma m(0,1,2,3,4,9) + d(10,11,12,13,14,15)$

$X_1 = \Sigma m(0,3,4,7,8) + d(10,11,12,13,14,15)$

$X_0 = \Sigma m(0,2,4,6,8) + d(10,11,12,13,14,15)$

K map for X_3 :



Result: octet-1 Quad-2

$X_3 = B_3 + B_2B_0 + B_1B_2$.

K map for X_2 :



Result: Pair = 1, Quad = 2

Eqn: $X_2 = B_2\bar{B}_1\bar{B}_0 + \bar{B}_2B_0 + \bar{B}_2B_1$

K map for X_1



Result: Quad-2

Eqn: $\bar{B}_1B_0 + B_1\bar{B}_0$.

K map for X_0



Result: octet-1

Eqn: $\bar{B}_0$

LOGIC DIAGRAM:



4C 4-bit parallel adder :-

→ A digital circuit that adds two binary numbers of any bit length in parallel form and produces the sum of those number in parallel form is called parallel adder.

→ To implement n-bit parallel adder, n full adders are required

→ n full adders are cascaded in such a way that the carry output from one stage is connected to the carry input of next stage.



Working of parallel Adder :-

Step 1 :- Firstly, the full adder circuit FA1 adds the bits A1 and B1 along with the input carry bit Cin to produce the sum bit S1, where it is the LSB of output sum. A carry bit generated at this stage is transferred to the next full adder.

Step2:- The full adder circuit FA_2 adds bits A_2 and B_2 along with the carry bit C_1 from previous addition. It produce the sum bit S_2 which is the second bit of the output sum, and a carry bit C_2 is also produced

Step3:- The FA_3 adds inputs bit A_3 & B_3 along with carry bit C_2 from previous addition to produce sum bit S_3 & carry bit C_3.

Step4:- The FA_4 adds input bits A_4 and B_4 along with the carry bit C_3 forward from FA_3. It generates S_4 and C_4.

The output sum of parallel adder is then given by

$$S_{out} = C_4 S_4 S_3 S_2 S_1.$$