1 marks Questions

Define Flip-flop.

pequential circuit. Ans. Flipflop is the basic building block of It is one-bit storage Element. flipflop is controlled by Edger triggered clock.

2. List the types of Shift Registers.

Ans. The types of shift Register are:-1. serial in-Serial out shift Register 2. serial in-parallel out Shift Register 3. parallel in - parallel out shift Register 4. parallel in - Serial out shift Register

What is a sequential Circuit? Give Examples.

Ans sequential circuits are the circuits, when the present output depends upon the present input and previous output. Example :-

1. Counters

2. Shift Registers

4. Give the applications of Flip-flop? Ans: 1. It is used as a basic building block in sequential circuits such as counters and Registers. 2. It can be used as a Memory Element.

what is a Shift Register? Ansz this type of chifting bits in the register Gives rise to group of registers are called shift register

1. The Binary information in the register can be moved from one stage to another stage within the register.

3 marks Questions :-

1. Compare Latch and flipflop.

Ans.

Latch	flip-flop	
1. Latch is basic building block of sequential circuit.	ing block of sequential	
It is one bit storage Element:	circuit. It is one bit storage Ele- ment.	
2. Latch is controlled by level	2. Flip-flop controlled by	
triggered clock is Enable	Edge triggered clock.	
Signal.		
3. Latch output responds to Input's until active high	3. flip-flop olp responds to slip's only on specified	
cord active low is maintained	tre cord-re Edge of the	
on clock.	clock.	
4. A - O(t)	A Flip - O(t)	
B — Latch	8 - FLOP BILLY	
, , , , , , , , , , , , , , , , , , , ,	clock	

2. Write the characteristic tables for D Flip Flop and TFlip Flop Ans. Characteristic table for D flip Flop:

	D	(h(n)	acn+1)
0	0		0
1	0	1	0
2	1	,0	1.
3	١	1	1

External input = D present state = O(CN) Next State = 9 (n+1) Equation :-9(n+1) = Em (213) (K-map) (acn) O1(n) D

characteristic Equationi-

b) Characteristic table for T Flipflopi-

	-		
	-	O(n)	91cn+1)
Nonges Changes	0	0	0
	0.	1	
roggles	1	0	The state of the s
103210	1	1	0

External input=T present state = 0,(n) Next state = O((n+1)

Equation :-


9(n+1) = Em(1,2)

K-map :-

_\ &	H(N)	
1.	Orins	O(n)
T	0	0
T	1	(3)

characteristic Equation :-

3. Briefly discuss about SR Latch using NOR Gate.
Ans. Basic SR Latch using NOR Gate:



circuit diagram of SR Latch using NOR gates

Truth table (NOR Gate) :-

1	A	В	A+B
	0	0	١
	0	, 1	0
	١.	D.	O
	1	1	0

ii) Block diagram ;-

"11) Truth table :=

R	9	Assistance properties of the construction
S	8	ko ^{nkun} dinding (2004 menura

SR	a(t)	97(t)	state of operation
00	10	0/1	No Change
0 1	0	0	Reset
1 0	1	0	Set
C. C.	0	0	Invalid
Commence of the second			state.

4. Give the Excitation tables for JK Flipflop and Tflipflop.


Ans. The Excitation table for JK Flipflop: It specifies the External Input's based on the given State O(n) and O(n+1)

	1 dr	puts	outp	uts	
	acn)	O(n+1)	J	K	
	0	0	0	×	
	0	١	1 - 1 -	×	4
Membersham	١	O	×	١	
AND PROPERTY OF THE PERSONS ASSESSED.	1 :	1	~	0	

Excitation table for TFIIPFlop 1- It specifies the External inputs based on the present state oicn) and next state a(n+1)

Present State O(n)	Next State O-(n+1)	6xturnal input
0	0	
0	1	1
(0	1
1	. 1	0

5. Explain about serial-In-parallel-out shift Register?



The Data bits entered in Serial in into the Register but the output is taken parallel.

Once the data is stored each bit appears on its respective output line and all bits are available simultaneously.

5 marks

Ans.

1. Explain the operation of JK Flip-flop with truth table.
Ans. Operation:

1. When clock is not Equal applied:

since there is no clock signal, the outputs of both the AND Gates are Logic 0. Then s=0, R=0 case for NOR Latch which results is "No change".

2. When clock signal is applied :-The output of AND gates are Logic o. Then S=0, R=0 case for NOR Latch which results in "No change". AND Gate 2 is disabled . So these is no way to set the flipflop case b):- J = 0, K=1, clock = 1 we assume previous butput $\theta_1=1$. AND Gate 1 Output is Logic 1 ive R=1: It results in "Reset" State. AND Gate 1 is disabled so there is no way reset the flipflop we assume previous no case c):- J=1, K=0, Clock=1 we assume previous olp. Q=1. The output of AND gate 2 is hogic 1. S=1. The result is "set" case d):- T=1, K=1, Clock = 1 Assume \$ =0: 1f \$ =0 =) 8=1 K=1, Q=1 then output of AND gate 1's Logic 1. R=1. The olp from the NOR gate is 9=0

Assume $\overline{\Theta}_1 = 1$: If $\overline{\Theta}_1 = 1 = 0$ $\overline{\Theta}_1 = 0$ $\overline{U}_1 = 1$ the Olp of AND gate 2°15 logic 1 $\overline{U}_2 = 1$ the Olp from NOR gate is $\overline{\Theta}_1 = 0$

.. J=1, k=1, the olp of flipflop toggles on the application of clock pulse. Hence the state of operation is "Toggle".

Truth table:-

			I			
	clock	J	K.	9	9	State of operation
The strange of the strange of	0	×	×	40	0/1.	No change
	1	0	0	1/0	01,	NO Change
	1	0	١	0		Reset
and the state of t	1	(6	١	0	SCE
	个		1	9	9	Toggle


convert a D Flipflop to SR Flipflop 2.

Ans. Truth table i-

-	-					
	tec	1/	P'S	P.S	N'S	Externalilp
1		S	R	O(h)	acn+1)	D
	0	0	0	0	0	0
	1	0	0	1	1	1
	2	0	4	0	0	0
	3	0	1	1	0	0
	4	1	O	0	1	1
	5	1	0	1	1	1
	6		l	0	×	×
A.	7		1	1	×	×

K-map; -


P=Em (1,4,5)+&d(6,7)



Result i-Quad=1, pair=1

D=S+RACN)

Logic diagrami-




what is a counter? Give the difference between synchronous counter and Asynchronous Counter.

Counter: - Counter is a sequential circuit which is capable of counting the no. of clock pulse arrived at its Ans ! Clock

The Difference blw synchronous and Asynchronous

	Synchronous counter	Asynchronous counter.
	1. All the flip-flops are clo- cked simultaneously.	1. All the flip-flops are not clocked simultaneously.
	2. In this type, there is no connection blw. Olp of first flip-flop and clock input of next flip-flop.	2. In this type of country, flip-flops are connected in Such a way that olp of first flip-flop drives the next Flip-flop.
	3. Design involves complex logic circuits as no. of states increases.	3. The logic circuit is very Simple even for more no of Stages.
	4. There is no propogation delay. Hence they are high speed counters	4. There is propogation delay thence they arelow speed counters.




Explanation; -

-) In this type the bits are Entered in parallel i.e simultaneously into their respective stages on parallel lines.
- -) A 4-bit parallel-in serial out register is shown in the circuit.
- There are 4 Input lines i.e A3, A2, A1, A0 for Entering data in parallel into & the register SHIFT /LOAD is Low, gates G1, G2, G3 are Enabled, allowing Each input data bit to be applied to D' input of its respective flipflop.
- when clock pulse is applied, the flip-flop bit D=1 will be "SET" and those which D=0 will be "RESET"
- 5. Design a 3-Bit Binary counter using T Flip Flop.

 Ans. Step 1:- The no of flip Flops required are 3

 Step 2:- The type of flip Flop used here is T-Flip Flop.

 State diagram:-



Step 3:The excitation table of Tflipflop

9(n)	9(n+1)	T
0	0	0
0	l l	1
1	0	1
1	1 3	6

Truth table :-

- 1	-		NAME OF TAXABLE PARTY OF TAXABLE PARTY.	The second secon	WITH THE PARTY AND ADDRESS OF THE PARTY AND AD	and the second s	and the same of th	Westernament of the second statement of the second sta	
The state of the s	Present State		Next State			Flip-Flop Input			
	QA	9B	Qc	PA+1	98+1	(ACT)	TA	ITB	ITC
0	0	0	0	0	0]	0	0	1
1	0	0	1	0	1	0	0	1	
2	0	1	0	0	1	1	0	0	V
3	0	١	1		0	0		1	
4	١	0	0		0	1	0	0	. 1
5	١	0	1 .,	1		0	0	1	
6	l	١	0		1	- Control	0	0	1
7	l	1	1.	0	0	0)	. 1	1

Step 1-4

K-map Simplification :-

FOR TA = Em(3,7)

BA BAC ABACABACABAC

BA LO LI 13 L

BA LO LI 13

Result : -

Pair: 1

EQULIT DIB DIC

:. TA = OBAC

FOR TB = &m(1,3,5,7)

, Ph	B 51C			
an	arric.	SIBOIC	BBBC	GBBC
OIA	10		13	[2]
BIA		1	1	
BA	14	1, 15	- 3-1	6
		()		

Resulti-

Quadil'

Equi- Oc

.. TB = OC

For TC= &m (0,1,2,3,4,5,6,7)


Resulti-

Octet: 1

cavui-1

...TC=1


Logic diagrami-



10 marks questions :-

١,

Explain the operation of clocked SRFlip-flop



using NAND gates are Logic 1. It results in 2) When clock signal is given:-(ase a): S=0, R=0, clock = 1 The output of NAND gate 1 and NAND gate 2 are Logic 1. The inputs of SR datch are Logic 1. It results in "No change! Case b): S=0, R=1; clock=1 The output of NAND gate 1 and NAND gate 2 and O. It results in "Reset". (ase_c): S=1, R=0, clock=1 The output of NAND gate 1 and NAND gate 2 are o and 1. The inputs of SR datch are oand 1. It results in "set" (ase d): S=1, R=1, clock=1 The output of NAND gate 1 and NAND gate 2 are o and o. The inputs of SR Latch are o and o. It results in "Invalid state". * Truth Table: Ø 10 Oli No charge 1 0 0 10 011 No charge.

1 0 1 0 1 Reset

Set Invalid State

* chaonacteristic Table: Based on the external inpits
i.e s and R and present state Q(n), he get the
next state Q(n+1) which is specified in a table.

Enternal Inpute	Present state	Next state
SR	Qn .	Qn+1
No 500	0	0
change Loo	D	1 -1
Reset & O		0
Set & 1 0	0	$1 \longrightarrow 4$
	6	x - 6
Invalida 1		X → 7

* characteristic Equation: It specifies the next state Q(n+1) interms of prossent state Q(n) and external inputs S and R.

On+1 = \(m(1,4,5) + \(Zd(6,7) \)

K- Map:	SP	an R On	RQn	R Qn	R Qn
	3	4		X	X

Qn+1 = S+RQn.

Result: Pain = 1

2. Explain the operation of universal snift Register with and diagram.


Ans A register capable of shifting in one direction only is a unidirectional shift register.

If the register is capable of shifting in both directions. then it is called a bidirectional shift register.

of the register has both shifts and parallel wad capabiles it is referred to as universal shift register.

A universal shift register is a Bidirectional register, who inputs can be Either in Serial form or in parallel for and whose output also can be Either in serial or in parallel form.

st consists of four flipflops and four multiplexers to four multiplexers have two common selection inputs si so and they select appropriate input for D-flipflop.



- > When Si, So = 00, imput'd is selected and the present value of the register is applied to the d inputs of the flipflop. This results no change in the register value.
- > when \$150 = 01, the input '1' is selected and the circuit connections are such that it operates as a right shift register.
- > When \$150 = 10, the input '2' is selected and the circuit connections are such that it operates as a left shift register.
- information on parallel imput lines is transferred into the register simultaneously and it is a parallel load register.

Trut	bto	26	10	1-

Mode control		Register operation
Sı	So	
0	0	No change
6	4 .	shift right
i	0	Shift left
1	1	parallel load.


THE THE WAR WINDS

3. Design of a MDD-5 synchronous up country using JK Flipflop. Draw the Logic diagram.

Ans: Step 1:- Determine the no-of FlipFlops.

The no. of flip flops are

step 2: The type of flipflop choosed in JK flipflop State Diagram:



step3:- The excitation table of JK flip-flop is

acn)	O(n+1)	JK
7	0101111)	3 10
O	0	OX
0	1	1 ×
1.	0	× 1
	1	XO
*		

Determine the Excitation table for the Country.

Pres	Present state Next states			Flip Flop I/P'S							
OIA	9B	(AC	MATI	OB+1	Bicti		KA	JB	KB	JC	KC
0	0	0	0	0		0	×	0	X		X
0	0	empto:	0		0	0	1	0	×	×	di
0	7000	0	0	1	ą	0	×	×	0		X
0	1	9	Ţ	0	0	Calleton and the callet	×	×	(×	-
-	0	0	0	0	0	×	Ĉį.	0	×	0	×
Account of the contract of the	0	0	×	X	X	×	×	×	×	×	×
- Continue	elle della d	0	\times	×	×	×	×	×	×	×	X
] 1	Jr .	1	×	L	×	×	×	×	×	×	X.

Step 4:-

K-mapi-

JA = EM(3) + Ed (4,5,6,7)

KA = Em(4) + Ed (0,1,2,3,5,6,7)

JB = Em (1) + Ed (2,3,5,6,7)

KB = Em (3) + Ed (0, 1,4,5,6,7)

JC= Em(0,2)+ Ed(1,3,5,6,7) KC= Em (1,3)+ Ed (0,2,4,5,6,7)

91

K-map simplification: For JA: ABBAC OB OI COIBOIC OIBOIC OIBOIC ONA SIA Resulti-Pair:1 Equ: OBBOC JA= GIBBIC FOY JB: OIA PABACABACABAC ABAC BA 6 BA Result:-Quadi i EQUIT OIC JB=OC) For JC :-JOBO1C OBJC SIBAC 9BACABAC AA

OTA

BA

Resulti-Guad: 1

Equi- OIA

1. JC= 81A

	LD!	Crit		
101	BONC			
	OBEAC	9BOIC	OBBG C	9BAL
AA [X	×L	<u> 3</u>	X
OA	14	× 5	ĮŦ ×	× 6
R	esult			
, K	ictet i	- 1	,	
9	Equ:	1		
	KA=1),		
	- Ph C	For	KB:-	
	PIBAC			
OTA	OBB	ic Bibb	C On BB	
9	AX	10 x	13	2
01	ALX	4 15 X	寸	×G
4	RESU	1t 1-		
	Druo	id:1		
	Earn	i-OIC		
	TKB	= O1C		
	_			

FOR KC !-

SIA	BOIL	9BAC	ARBC	9,BBC
OIA	XE		[3	X 2
0,A	LY	5	LT X	x 6
6)			

Kesulti-Octet: 1 Eavui- 1 1.KC=1

Logic diagram: JB OB JA SA ac CIK B 277 DIB Timing diagrami-OA. 0 GB O 0 0 AC! 000 001