Computer Systems Organisation (CS2.201)

Summer 2021, IIIT Hyderabad

04 June, Friday (Lecture 6) – Instruction Set Architecture/Assembly Language Programming

Taught by Prof. Avinash Sharma

Instruction Format (contd.)

The instruction format is designed in such a way that there is always a unique decoding of a sequence of bytes into machine instruction.

Assembly Code Example

```
Consider the C code
int accum = 0;
int sum(int x, int y)
{
    int t = x + y;
    accum += t;
    return t;
}
Its assembler output is
sum:
    pushl %ebp
    movl %esp, %ebp
    movl 12(%ebp), %eax
    addl %eax, accum
    popl %ebp
    ret
```

The first two lines only update the status; push the current address on the stack and store the current function's address.

The next three lines carry out the addition of x and y and update the value of accum. At this point, t is stored in %eax, which is returned by default; therefore the ret instruction returns it.

Processor State

The PC (%eip) indicates the address of the next instruction to be executed and cannot be used for any other purpose.

The integer register file contains 8 locations storing 32-bit values, which can hold data, addresses, local variables or the return value.

The condition code registers hold information about the most recently executed arithmetic or logical operation. They are used to implement conditional branching.

Data Formats

"Word" in IA32 refers to a 16-bit (2-byte) datatype.

C declaration	Intel data type	Assembly code suffix	Size (bytes)
char	Byte	b	1
short	Word	W	2
int	Double word	1	4
long int	Double word	1	4
long long int	_	_	4
char *	Double word	1	4
float	Single precision	s	4
double	Double precision	1	8
long double	Extended precision	t	10/12

Figure 1: Sizes of C Datatypes in IA32

In x86-64, long long int is supported using the quad datatype, which needs 8 bytes.

Accessing Information: Registers

Out of the 8 registers, the first 6 are general-purpose (unless the instruction uses a specific register as a source or a destination).

The LS 2 bytes or 1 byte of the first four registers can be independently read or written by the byte operation instructions. For the remaining instructions, only the LS 2 bytes can be read or written.

In x86-64, there are 8 more registers, and all the registers have 64 bits.

Operand Specifiers

Most instructions have one or more operands (source and destination). There are three types of arguments: constant, register and memory. Values can be absolute, scaled or indexed.




Figure 2: Registers in IA32

63	31	15 87 0	
%rax	teax ta	x tah tal	Return value
%rbx	tebx tax	x %bh %bl	Callee saved
%rcx	tecx tc	x %ch %cl	4th argument
%rdx	Body \$d	x %dh %dl	3rd argument
trsi	tesi ts	i tsil	2nd argument
%rdi	tedí td	i \{\dil	1st argument
%rbp	tebp tb	p %bpl	Callee saved
%rsp	tesp ts	p [∛spl	Stack pointer
%r8	trad tra	w %r8b	5th argument
%r9	%r9d %r9	w %r9b	6th argument
%r10	%r10d %r10	w %r10b	Callee saved
%r11	%r11d %r11	w %r11b	Used for linking
%r12	%r12d %r12	w %r12b	Unused for C
%r13	%r13d %r13	w %r13b	Callee saved
%r14	\$r14d \$r14	w %r14b	Callee saved
%r15	%r15d %r15	w %r15b	Callee saved

Figure 3: Registers in x86-64

Type	Form	Operand value	Name
Immediate	\$Imm	Imm	Immediate
Register	\mathbf{E}_{a}	$R[E_{\alpha}]$	Register
Memory	Imm	M[Imm]	Absolute
Memory	(E _a)	$M[R[E_a]]$	Indirect
Memory	$Imm(E_b)$	$M[Imm + R[E_b]]$	Base + displacement
Memory	(E_b, E_i)	$M[R[E_b] + R[E_i]]$	Indexed
Memory	$Imm(E_b, E_i)$	$M[Imm + R[E_b] + R[E_i]]$	Indexed
Memory	$(,E_i,s)$	$M[R[E_i] \cdot s]$	Scaled indexed
Memory	$Imm(,E_i,s)$	$M[Imm + R[E_i] \cdot s]$	Scaled indexed
Memory	(E_b, E_l, s)	$M[R[E_b] + R[E_i] \cdot s]$	Scaled indexed
Memory	$Imm(E_b, E_i, s)$	$M[\mathit{Imm} + R[E_b] + R[E_i] \cdot s]$	Scaled indexed

Figure 4: Operands