

Computer Systems Organisation (CS2.201)

Summer 2021, IIIT Hyderabad

05 July, Monday (Lecture 19) – Pipelined Y86 (contd.)

Taught by Prof. Avinash Sharma

Pipelined Y86: PIPE (contd.)

Pipeline Control Logic

There are four scenarios which need to be handled:

- processing **ret**: the pipeline must stall until **ret** reaches the write-back stage.
- load/use hazards: the pipeline must stall for one cycle between an instruction that reads from memory and one that uses this value.
- mispredicted branches: the instructions that follow a branch prediction which turns out to be wrong have to be removed from the pipeline.
- exceptions: the programmer-visible state should not be updated by instructions following the excepting instruction, and the pipeline should halt when the excepting instruction reaches the write-back stage.

Processing ret When **ret** is fetched, the processor stalls for three cycles (until **ret** reaches write-back.) This is achieved by using bubbles, which replace the icode with **nop** in all stages except fetch.

Mispredicted Branches Here, too, bubbles are inserted to allow the processor to wait until the CC register is updated.

Exceptions The signals **m_stat** and **W_stat**, when they arrive in the execute state, indicate how to reset the CC register so that it appears as if the programmer-visible state has not been updated.

Condition	Trigger
Processing ret	$IRET \in \{D_icode, E_icode, M_icode\}$
Load/use hazard	$E_icode \in \{IMRMOVL, IPOPL\} \ \&\& \ E_dstM \in \{d_srcA, d_srcB\}$
Mispredicted branch	$E_icode = IJXX \ \&\& \ !e_Cnd$
Exception	$m_stat \in \{SADR, SINS, SHLT\} \ \ W_stat \in \{SADR, SINS, SHLT\}$

Figure 1: Detection Conditions for Pipeline Control Logic

Stalling and Bubbles

Consider a register to which input is being fed.

- When both the stall and bubble signals are set to 0, the register loads the input as its new value.
- When the stall signal is 1, the register's updating is disabled; it remains in its previous state irrespective of its input.
- When the bubble signal is 1, the register is set to some reset configuration (equivalent to a `nop` instruction), again irrespective of its input.

To inject a bubble into pipe register D, we have to set the icode field to `INOP`; and for register E, we need to set the icode field to `INOP` and the `dstX` and `srcX` fields to `RNONE`.

The stall and bubble signals are generated by combination blocks.

Condition	Pipeline register				
	F	D	E	M	W
<u>Processing <code>ret</code></u>	stall	bubble	normal	normal	normal
Load/use hazard	stall	stall	bubble	normal	normal
Mispredicted branch	normal	bubble	bubble	normal	normal

Figure 2: Control Conditions

The control conditions are mostly mutually exclusive, except for two possible combinations.




Figure 3: Combinations of Control Conditions

Combination A involves a `ret` at the target of the not-taken branch. The pipeline logic should cancel the `ret`.

Combination B involves `ret` following an instruction that modifies `%esp`. However, simply combining the conditions will not work here.

Thus, combination B requires some special handling.

Condition	Pipeline register				
	F	D	E	M	W
Processing ret	<u>stall</u>	<u>bubble</u>	<u>normal</u>	<u>normal</u>	<u>normal</u>
Mispredicted branch	<u>normal</u>	<u>bubble</u>	<u>bubble</u>	<u>normal</u>	<u>normal</u>
Combination	<u>stall</u>	<u>bubble</u>	<u>bubble</u>	<u>normal</u>	<u>normal</u>

Figure 4: Handling Combination A

Condition	Pipeline register				
	F	D	E	M	W
Processing ret	<u>stall</u>	<u>bubble</u>	<u>normal</u>	<u>normal</u>	<u>normal</u>
Load/use hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble+stall	bubble	normal	normal
Desired	stall	stall	bubble	normal	normal

Figure 5: Handling Combination B




Figure 6: Pipeline Control Logic