Instructions :

The basic structure of all the instructions is as follows :

R Type :

opCode (4 bit)	Register A (3 bit)	Reg. B (3 bit)	Reg. C (3 bit)	Unused (1 bit)	condition (2 bit)

I Type :

opcode (4 bit)	Reg. A (3 bit)	Reg C (3 bit)	Immediate (6 bit)

J Type :

opcode (4 bit)	Reg. A (3 bit)	Immediate (9 bit signed)

For each, the implementation follows these steps :

1. Sending the PC to memory and fetching the instruction. Along with this, we can also increment PC.
2. Decode the instructions and read the registers.
   In case of Jump and BEQ, we can also ~~cattle~~ calculate the target address by adding immediate to PC,

3. In this step, operations are done on the read values using the ALU. This includes add / nand for ADA, ADC, ADZ, NDU, NDC etc. Also, immediate is added to base address in this step

4. In case of load / store, memory is read / written to in this step.

5. The result is stored back in RF.

FSM :

1. ADD, ADC, ADZ, NDU, NDC, NDZ

STATES:

S_0 : Read Instruction

pc → Mem_Addr

Mem_Data → IR

~~pc → Alu_A~~

or

| mem_Read
| IR_write



S_0' : Increment PC

pc → Alu_A

#1 → Alu_B

Alu_C → pc

| PC_write
| Alu_Add



S_1 : Read Registers

$IR_{11-9} \rightarrow rf\_A_1$

$IR_{8-6} \rightarrow rf\_A_2$

$rf\_D_1 \rightarrow t_1$

$rf\_D_2 \rightarrow t_2$

| t_1_write
| t_2_write



S_2 : ~~Add~~ Perform operation

$t_1 \rightarrow$ Alu_A

$t_2 \rightarrow$ Alu_B

Alu_C → t_3

Alu_Carry → C

Alu_Zero → Z

| t_3_write
| alu_op (depending on whether add or nand is to be done)



S_3 : Write to register file

$t_3 \rightarrow rf\_D_3$

$IR_{5-3} \rightarrow rf\_A_3$

| rf_write



FSM:



- The condition on $S_0' \rightarrow S_1$ is to ensure that the addition is done only if conditions for instructions are met. For e.g., ADC needs C to be set. So, if the command is ADC (identified by $IR_1 = 1$), we need to make sure $C = 1$. This is done using the given formula.

The condition is written in compact here. We can easily use a decoder to do the transition.

[Use 4 input decoder with inputs being ir_0, ir_1, C, Z.]

2. ADI



S_4 : Read register and intermediate

$IR_{11-9} \rightarrow RF\_A1$	t_1 - write
$RF\_D1 \rightarrow t_1$	t_2 - write
$IR_{5-0} \rightarrow SE_6$	
$SE_6 \rightarrow t_2$	



S_5 : write to memory

$t_3 \rightarrow rf\_D_3$	rf_write
$IR_{8-6} \rightarrow rf\_A_3$	



3. LHI



S_6 :

$IR_{8-0} \rightarrow SE_9$	~~sign~~
$SE_9 \rightarrow ALU_A$	7-bit Shifter
$ALU_C \rightarrow t_3$	t_3 - write



S_7 :

$t_3 \rightarrow rf\_D_2$	rf_write
$IR_{11-9} \rightarrow rf\_A_3$	



4. LW

$S_0 \rightarrow S_0' \rightarrow S_8 \rightarrow S_2 \rightarrow S_9$

S_8: Calculating Address

$IR_{8-6} \rightarrow rf\_A2$

$rf\_D_2 \rightarrow t_2$

$IR_{5-0} \rightarrow SE_6$

$SE_6 \rightarrow t_1$

t_1 - write

t_2 - write



S_9: Load

$t_3 \rightarrow Mem\_A$

$Mem\_D \rightarrow rf\_d_3$

$IR_{11-9} \rightarrow rf\_a_3$

Mem_read

rf_write



5. SW

$S_0 \rightarrow S_0' \rightarrow S_8 \rightarrow S_2 \rightarrow S_{10}$

S_{10}: Writing to Memory

$t_3 \rightarrow Mem\_A$

$IR_{11-9} \rightarrow rf\_a_1$

$rf\_d_1 \rightarrow Mem\_D$

mem_write



6. CA



S_{11} : read memory address and initialise counter

$IR_{11-9} \rightarrow rf\_A_1$	t_1 - write
$rf\_D_1 \rightarrow t_1$	t_2 - write
$'000' \rightarrow t_2$	



S_{12} : read memory and write to rf

$t_1 \rightarrow mem\_A$	mem_read
$mem\_D \rightarrow rf\_d_3$	rf - write
$t_2 \rightarrow rf\_a_3$	



S_{13} : increase memory address

$t_1 \rightarrow alu\_A$	t_1 - write
$+1 \rightarrow alu\_B$	alu-add
$alu\_C \rightarrow t_1$	



S_{14} : increase counter

$t_2 \rightarrow alu\_A$	t_2 - write
$+1 \rightarrow alu\_B$	alu-add
$alu\_C \rightarrow t_2$	



7: SA



S_{15}: write to memory

$t_2 \longrightarrow rf\_A_1$

$rf\_D_1 \longrightarrow mem\_D$

$t_1 \longrightarrow mem\_A$

mem_write

8)



8. BEQ



S_{16} : Check if regA, regB have same content

$t_1 \rightarrow$ alu_A
$t_2 \rightarrow$ alu_B
alu_C $\rightarrow t_3$

alu_sub
t_3_write

(This can be done by giving cin = 1 and using alu_add)



S_{17} : Update pc

pc $\rightarrow$ Alu_A
$IR_{5-0} \rightarrow SE_6$
$SE_6 \rightarrow$ Alu_B
Alu_C $\rightarrow$ pc

pc_write
alu_add



9. JAL



S_{18} : store pc

$IR_{11-9} \rightarrow rf\_A_3$
pc $\rightarrow rf\_D_3$

rf_write



S_{19} : update pc

pc $\rightarrow$ Alu_A
$IR_{8-0} \rightarrow SE_9 \rightarrow$ Alu_B
Alu_C $\rightarrow$ pc

PC_write
alu_add



10: JLR:



S_{20} :

$IR_{8-6} \rightarrow rf\text{-}A_1$ | pc-write

$rf\text{-}D_1 \rightarrow pc$ |



Complete State Diagram: