




Instructions :

The basic structure of all the instructions is as follows :



For each, the implementation follows these

Steps :

1. Sending the PC to memory and fetching the instruction, along with this, we can also increment PC.
2. Decode the instructions and read the registers.

In case of Jump and BEQ, we can also ~~calculate~~ calculate the target address by adding immediate to PC,

3. In this step, operations are done on the read values using the ALU.

This includes add/sub for ADD, ADC, ADZ, NDZ, NDC etc. Also, immediate is added to base address in this step.

4. In case of load/store, memory is read/written to in this step.

5. The result is stored back in RF.

FSM:


1. ADD, ADC, ADZ, NDU, NDC, NDZ

STATES:

S₀ : Read Instruction

pc → Mem-Addr
Mem-Data → IR
pc → ALU-A
+1


mem-read
IR-write



S_{0'} : Increment PC

pc → ALU-A
+1 → ALU-B
ALU-C → pc


PC-write
ALU-Add



S₁ : Read Registers

IR₁₁₋₉ → rf-A₁
IR₈₋₆ → rf-A₂
rf-D₁ → t₁
rf-D₂ → t₂


t₁-write
t₂-write



S₂ : Perform operation

t₁ → ALU-A
t₂ → ALU-B
ALU-C → t₃
ALU-Carry → C
ALU-Zero → Z


t₃-write
alu-op (depending on whether add or nand is to be done)




S₃ : Write to register file

t₃ → rf-D₃
IR₅₋₃ → rf-A₃

rf-write



FSM:




- The condition on $S_0' \rightarrow S_1$ is to ensure that the addition is done only if conditions for instructions are met. For e.g., ADC needs C to be set. So, if the command is ADC (identified by $IR_1 = 1$), we need to make sure $C = 1$. This is done using the given formula.

The condition is written in compact here. We can easily use a decoder to do the transition.



[Use 4 input decoder with inputs being ir_0, ir_1, C, Z .]

2.



ADI




S_4 : Read register and intermediate





S_5 : write to memory





3. LHI




S_6 :





S_7 :





4. LW




S8: Calculating Address





S9: Load




S10: SW



S10: Writing to Memory




6: LA




S_{11} : read memory address and initialise counter

$IR_{11-9} \rightarrow rf-A_1$	t_1 -write t_2 -write
$rf-D_1 \rightarrow t_1$	
'000' $\rightarrow t_2$	




S_{12} : read memory and write to rf

$t_1 \rightarrow mem-A$	mem -read rf -write
$mem-D \rightarrow rf-d_3$	
$t_2 \rightarrow rf-a_3$	




S_{13} : increase memory address

$t_1 \rightarrow alu-A$	t_1 -write alu -add
$+1 \rightarrow alu-B$	
$alu-C \rightarrow t_1$	




S_{14} : increase counter

$t_2 \rightarrow alu-A$	t_2 -write alu -add
$+1 \rightarrow alu-B$	
$alu-C \rightarrow t_2$	



T: SA



S_{15} : write to memory





Diagram illustrating a state transition:

```

    graph LR
      S0((S0)) --> S1((S1))
      S1 --> S2((S2))
      S2 --> S17((S17))
      S2 --> S0p((S0'))
      S0p --> S0
  
```

Labels on transitions:

- $S_0 \rightarrow S_1$: No label
- $S_1 \rightarrow S_2$: No label
- $S_2 \rightarrow S_{17}$: $\frac{1}{3}$
- $S_2 \rightarrow S_0'$: $\frac{1}{3}$
- $S_0' \rightarrow S_0$: No label

$t_1 \rightarrow \text{alu-A}$
 $t_2 \rightarrow \text{alu-B}$
 ~~$\text{alu-Zero} \rightarrow t_3$~~
 ~~$\text{alu-C} \rightarrow t_3$~~
 $\text{alu-C} \rightarrow t_3$

alu-sub
 $t_3\text{-write}$ (This can be done by giving $\text{cin}=1$ and using alu-add)

pc \rightarrow ALU-A



IR_{S-0} \rightarrow SE₆

SE₆ \rightarrow ALU-B

ALU-C \rightarrow pc


pc-write

alu-add



$$s_0 \longrightarrow s_8 \longrightarrow s_9$$
$$\begin{array}{l|l} \text{IR}_{u-3} & \rightarrow \text{rf-A}_2 \\ \text{PC} & \rightarrow \text{rf-D}_3 \end{array} \quad \text{rf-write}$$


$PC \rightarrow ALU-A$
 $IR_{8-0} \rightarrow SEB \rightarrow \text{ALU-B}$
 $ALU-C \rightarrow PC$

PC-write
 alu-add



10: ~~SA~~ JLR:



S_{20} :

$IR_{8-6} \rightarrow rf-A_1$ | pc-write
 $rf-D_1 \rightarrow pc$

