CS 254-Digital Logic Design Lab

14:00-16:55

The following digital circuits must be designed using VHDL, and simulated and tested using Quartus.

Q1. (5marks) Design an 8-bit Carry-Look-Ahead (CLA) adder (signed adder). The inputs are in 2's complement form.

Carry generation: $P_i = A_i \, \textbf{XOR} \, B_i$ Carry propagate: $G_i = A_i \, \textbf{AND} \, B_i$ Sum output: $S_i = P_i \, \textbf{XOR} \, C_i$ Carry output: $C_{i+1} = G_i \, \textbf{OR} \, (P_i \, \textbf{AND} \, C_i)$ where, A_i and B_i are the 8-bit input.

The trace file format for the design is as follows:

$A_{7-0}B_{7-0}$ Z_{8-0}

- Q2. (5marks) Design an 8-bit arithmetic circuit which should have:
 - 1. 8-bit adder-subtractor unit (use CLA)
 - 2. 8-bit AND logic function unit
 - 3. 8-bit XOR logic function unit

Inputs	Select	Function	Output	
	line(S₁S₀)			
A ₇₋₀ , B ₇₋₀	00	Adder	Z ₈₋₀	Z_F
A ₇₋₀ , B ₇₋₀	01	Subtractor	Z ₈₋₀	Z_{F}
A ₇₋₀ , B ₇₋₀	10	AND	$Z_{7-0}(Z_8=0)$	Z_{F}
A ₇₋₀ , B ₇₋₀	11	XOR	$Z_{7-0}(Z_8=0)$	Z_{F}

The trace file format for the design is as follows:

8-bit Adder/Subtractor (CLA)

8-bit AND Circuit

9


Select line(SS₀)

BONUS Question(5marks):

Design an 8-bit arithmetic circuit which should have:

- 1. 8-bit adder-subtractor unit (use CLA)
- 2. 8-bit AND logic function unit
- 3. 8-bit XOR logic function unit

Inputs	Select line(S ₁ S ₀)	Function	Output
A ₇₋₀ , B ₇₋₀	00	Adder	Z _{8-0,} X ₂₋₀
A ₇₋₀ , B ₇₋₀	01	Subtractor	Z _{8-0,} X ₂₋₀
A ₇₋₀ , B ₇₋₀	10	AND	Z ₈₋₀ , X ₂₋₀
A ₇₋₀ , B ₇₋₀	11	XOR	Z _{8-0,} X ₂₋₀



The input of the comparator is the output of the ALU designed in Q2. The output truth table of the comparator is shown below.

The trace file format for the design is as follows:

 $A_{7-0}B_{7-0}S_1S_0$ $Z_{8-0}X_{2-0}$

Inputs	Condition	Output(X ₂₋₀)
A ₇₋₀ , B ₇₋₀	A ₇₋₀ > B ₇₋₀	100
A ₇₋₀ , B ₇₋₀	A ₇₋₀ < B ₇₋₀	001
A ₇₋₀ , B ₇₋₀	$A_{7-0} = B_{7-0}$	010