19-02-2020

CS 254-Digital Logic Design Lab

14:00-16:55

The following digital circuits must be designed using VHDL, and simulated and tested using Quartus.


Q4. (5marks) Design a 2-bit Grey to BCD converter using Decoder and Demultiplexers only (Use Demultiplexers to make the basic gates required)

Grey Code(G ₁ G ₀)	BCD(ABCD)			
00	0000			
01	0001			
11	0010			
10	0011			

The trace file format for the design is as follows:

G1G0 ABCD

BONUS(5marks) Design a 8:3 Priority encoder using two 4:2 Priority encoders and Demultiplexers only (Use Demultiplexers to make the basic gates required)



Input							Output					
En	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	X	Υ	Z	٧
0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	1
1	Χ	1	0	0	0	0	0	0	0	0	1	1
1	Χ	Χ	1	0	0	0	0	0	0	1	0	1
1	Χ	Χ	Χ	1	0	0	0	0	0	1	1	1
1	Χ	Χ	Χ	Χ	1	0	0	0	1	0	0	1
1	Χ	Χ	Χ	Χ	Χ	1	0	0	1	1	0	1
1	Χ	Χ	Χ	Χ	Χ	Χ	1	0	1	0	1	1
1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	1	1	1	1

The trace file format for the design is as follows:

 $EnD_0D_1D_2D_3D_4D_5D_6D_7 \ XYZV$