

RTL to GDSII for sequence detector

CASEST



हैदराबाद विश्वविद्यालय
University of Hyderabad

Lab Report No. 8

MV407: IC Design Lab-1 (Digital)

Submitted by:

Full Name	Enrollment No.
-----------	----------------

Abhinav M	23PMMT11(@uohyd.ac.in)
-----------	------------------------

Lab Instructor: Dr. Bhawna Gomber

Teaching Assistant: Ms. Bhargavi

Center for Advanced Studies in Electronics Science and Technology
University of Hyderabad
Hyderabad, India
December 19, 2023

Contents

1	011 sequence detector	1
1.1	Objective	1
1.2	State diagram	1
1.3	Code	1
1.4	Elaborated design	3
1.5	Timing diagram	3
1.6	Post synthesis netlist	3
1.7	SDC	4
1.8	Reports	4
1.9	Physical Design	4
1.10	GDSII Layout	5
1.11	Remarks	5
2	References	6
A	Appendix A: GitHub Repo	7

1 | 011 sequence detector

1.1 | Objective

Demonstrate RTL to GDSII for 011 sequence detector.

1.2 | State diagram




Figure 1.1: State diagram

1.3 | Code

1.3.1 | Design

```
1
2 `timescale 1ns / 1ps
3 ///////////////////////////////////////////////////////////////////
4 // Company : CASEST, University of Hyderabad:
5 // Author : Abhinav M
6 //
7 // Create Date: 11/25/2023 02:52:37 PM
8 // Design Name:
9 // Module Name: 011
10 // Project Name:
11 // Target Devices:
12 // Tool Versions:
13 // Description:
14 //
15 // Dependencies:
16 //
17 // Revision:
18 // Revision 0.01 - File Created
19 // Additional Comments:
20 //
21 ///////////////////////////////////////////////////////////////////
22
23
24
25 `timescale 1ns / 1ps
26 module seq_dec (
27     input in,
28     input clk,
29     input reset,
30     output reg out
31 );
32 Parameter s0= 2'b00 ,s1= 2'b01 ,s2= 2'b10 ;
33 Reg [1:0] cs,ns;
34 always @(posedge clk) begin
35     case(cs)
36     s0:being
37     if(in==0) being
38     ns=s1;
39     out=0;
40     end
41     else begin
42     ns=s0;
43     out=0;
```



```
44 end
45 S0 S1 S2
46 1/1
47 0/0 1/0
48 0/1
49 0/1
50 1/0
51 end
52 s1:being
53 if(in==0) being
54 ns=s1;
55 out=0;
56 end
57 else begin
58 ns=s2;
59 out=0;
60 end
61 end
62 s2:being
63 if(in==0) being
64 ns=s1;
65 out=0;
66 end
67 else begin
68 ns=s0;
69 out=1;
70 end
71 end
72 default: out=0;
73 endcase
74 always @ (posedge clk or posedge reset) begin
75 if(reset) cs<= 2'b00 ;
76 else cs<=ns;
77 end
78 endmodule
```

1.3.2 Testbench

```
1
2 `timescale 1ns / 1ps
3 ///////////////////////////////////////////////////////////////////
4 // Company:
5 // Author: Abhinav M
6 //
7 // Create Date: 11/25/2023 03:02:13 PM
8 // Design Name:
9 // Module Name: tb_011
10 // Project Name:
11 // Target Devices:
12 // Tool Versions:
13 // Description:
14 //
15 // Dependencies:
16 //
17 // Revision:
18 // Revision 0.01 - File Created
19 // Additional Comments:
20 //
21 ///////////////////////////////////////////////////////////////////
22 `timescale 1ns / 1ps
23 module tb();
24 reg clk,reset,in;
25 wire out;
26 seq_dec uut(in,clk,reset,out);
27 initial begin
28 clk=0;
29 forever #5 clk=~clk;
30 end
31 initial begin
32 reset=1; #14;
33 reset=0;#1;
34 in=0;#10;
35 in=1;#10;
36 in=1;#10;
37 in=0;#10;
38 in=1;#10;
39 in=1;#10;
40 in=0;#10;
41 in=0;#10;
42 in=1;#10;
43 in=0;#10;
44 $finish;
45 end
46 endmodule
```

1.4 Elaborated design




Figure 1.2: Elaborated design.

1.5 Timing diagram




Figure 1.3: Timing Diagram

1.6 Post synthesis netlist

```

1
2 module seq_dec(in, clk, reset, out);
3 input in, clk, reset;
4 output out;
5 wire in, clk, reset;
6 wire out;
7 wire [1:0] cs;
8 wire [1:0] ns;
9 wire UNCONNECTED, UNCONNECTED0, n_0, n_1, n_2, n_3, n_4;
10 DFFTRX1 \ns_reg[1] (.CK (clk), .D (cs[0]), .RN (n_4), .Q (ns[1]), .QN
11 (UNCONNECTED0));
12 SDDFFHQX1 \ns_reg[0] (.CK (clk), .D (ns[0]), .SI (n_3), .SE (n_0), .Q
13 (ns[0]));
14 DFFTRXL out_reg(.CK (clk), .D (cs[1]), .RN (n_2), .Q (out), .QN
15 (UNCONNECTED0));
16 OA12BB2XL g235_8780(.AON (ns[1]), .A1N (cs[1]), .B0 (cs[1]), .B1
17 (n_3), .Y (n_4));
18 DFFRHQX1 \cs_reg[1] (.RN (n_1), .CK (clk), .D (ns[1]), .Q (cs[1]));
19 NOR2XL g238_4296(.A (cs[0]), .B (n_3), .Y (n_2));
20 DFFRHQX1 \cs_reg[0] (.RN (n_1), .CK (clk), .D (ns[0]), .Q (cs[0]));
21 NAND2XL g239_3772(.A (cs[0]), .B (cs[1]), .Y (n_0));
22 INVXL g240(.A (reset), .Y (n_1));
23 INVXL g241(.A (in), .Y (n_3));
24 endmodule

```



1.7 | SDC

```

1 set sdc_version 2.0
2 set_units -capacitance 1000.0fF
3 set_units -time 1000.Ops
4 # Set the current design
5 current_design seq_dec
6 create_clock -name "clk" -period 10.0 -waveform {0.0 5.0} [get_ports clk]
7 set_clock_transition 0.1 [get_clocks clk]
8 set_clock_gating_check -setup 0.0
9 set_wire_load_mode "enclosed"
10 set_dont_use [get_lib_cells tsmc18/RF1R1WX2]
11 set_dont_use [get_lib_cells tsmc18/RF2R1WX2]
12 set_dont_use [get_lib_cells tsmc18/RF1RDX1]
13 set_dont_use [get_lib_cells tsmc18/RF1RDX2]
14 set_dont_use [get_lib_cells tsmc18/RF1RDX4]
15 set_dont_use [get_lib_cells tsmc18/TIEHI]
16 set_dont_use [get_lib_cells tsmc18/TIELO]
17 set_clock_uncertainty -setup 1.0 [get_ports clk]
18 set_clock_uncertainty -hold 1.0 [get_ports clk]

```

1.8 | Reports

```

1
2 Power:
3 Leakage Dynamic Total
4 Instance Cells Power(nW) Power(nW) Power(nW)
5 -----
6 seq_dec 10 10.747 46220.515 46231.262
7 AREA:
8 Instance Module Cell Count Cell Area Net Area Total Area Wireload
9 -----
10 seq_dec 10 375.883 0.000 375.883 <none> (D)
11 (D) = wireload is default in technology library
12 Timing:
13 Path 1: MET (7722 ps) Setup Check with Pin ns_reg[0]/CK->SE
14 Group: clk
15 Startpoint: (R) cs_reg[1]/CK
16 Clock: (R) clk
17 Endpoint: (F) ns_reg[0]/SE
18 Clock: (R) clk
19 Capture Launch
20 Clock Edge:+ 10000 0
21 Src Latency:+ 0 0
22 Net Latency:+ 0 (I) 0 (I)
23 Arrival:= 10000 0
24
25 Setup:- 725
26 Uncertainty:- 1000
27 Required Time:= 8275
28 Launch Clock:- 0
29 Data Path:- 552
30 Slack:= 7722
31 #-----
32 # Timing Point Flags Arc Edge Cell Fanout Load Trans Delay Arrival Instance
33 # (fF) (ps) (ps) (ps) Location
34 #-----
35 cs_reg[1]/CK - - R (arrival) 5 - 100 - 0 (-,-)
36 cs_reg[1]/Q - CK->Q R DFFRHQX1 4 11.3 298 459 459 (-,-)
37 g239_3772/Y - B->Y F NAND2XL 1 4.0 112 93 552 (-,-)
38 ns_reg[0]/SE <<< - F SDFPHQX1 1 - - 0 552 (-,-)
39 #-----

```

1.9 | Physical Design


```

1 seq_dec_preCTS:
2 # Format_clock timeReq slackR/slackF setupR/setupF instName/pinName # cycle(s)
3 clk(R)->clk(R) 8.272 */7.653 */0.728 ns_reg[0]/SE 1
4 clk(R)->clk(R) 8.571 */7.949 */0.429 ns_reg[1]/RN 1
5 clk(R)->clk(R) 8.267 */7.965 */0.733 ns_reg[0]/D 1
6 clk(R)->clk(R) 8.717 */8.178 */0.283 out_reg/RN 1
7 Q(R)->clk(R) 8.283 */8.204 */0.717 ns_reg[0]/SI 1
8 clk(R)->clk(R) 8.595 */8.256 */0.405 ns_reg[1]/D 1
9 clk(R)->clk(R) 8.822 8.317/* 0.178/* out_reg/D 1
10 clk(R)->clk(R) 8.645 */8.343 */0.355 cs_reg[0]/D 1
11 clk(R)->clk(R) 8.644 */8.355 */0.356 cs_reg[1]/D 1
12 Q(R)->clk(R) 8.797 8.659/* 0.203/* cs_reg[1]/RN 1
13 Q(R)->clk(R) 8.797 8.659/* 0.203/* cs_reg[0]/RN 1
14 seq_dec_postCTS:
15 # Format_clock timeReq slackR/slackF setupR/setupF instName/pinName # cycle(s)

```

```
16 clk(R)->clk(R) 8.272 */7.653 */0.728 ns_reg[0]/SE 1
17 clk(R)->clk(R) 8.571 */7.949 */0.429 ns_reg[1]/RN 1
18 clk(R)->clk(R) 8.267 */7.965 */0.733 ns_reg[0]/D 1
19 clk(R)->clk(R) 8.717 */8.178 */0.283 out_reg/RN 1
20 @ (R)->clk(R) 8.283 */8.204 */0.717 ns_reg[0]/SI 1
21 clk(R)->clk(R) 8.595 */8.256 */0.405 ns_reg[1]/D 1
22 clk(R)->clk(R) 8.822 8.317/* 0.178/* out_reg/D 1
23 clk(R)->clk(R) 8.645 */8.343 */0.355 cs_reg[0]/D 1
24 clk(R)->clk(R) 8.644 */8.355 */0.356 cs_reg[1]/D 1
25 @ (R)->clk(R) 8.797 8.659/* 0.203/* cs_reg[1]/RN 1
26 @ (R)->clk(R) 8.797 8.659/* 0.203/* cs_reg[0]/RN 1
```

1.10 | GDSII Layout



1.11 | Remarks

The 011 sequence detector was implemented using 180nm technology from RTL to GDSII.



2 | References



A | Appendix A: GitHub Repo

The GitHub repo referenced below contains the Verilog code and testbenches mentioned in this report.

<https://github.com/AbhinavM2000/MV401D/>