





### Lab Assignment 3 a

## **Digital Signal Processing**

Submitted by:

Full Name Enrollment No.

Abhinav M 23PMMT11(@uohyd.ac.in)

Contents

DA dot product

**Centre for Advanced Studies in Electronics Science and Technology** 



### **Objectives**

Design a DA architecture for inner product of any length and bit-length, here I chose 3 and 3.

### Logic

First I declare a memory to store all possible combinations of partial products, then according to the value of the input vector B, Then I will use a mux to select the pre-computed result and send them to the accumulator.

### Code


```
module distributed arithmetic (
    input [2:0] bx, by, bz, // Input elements of vector 2
    output reg [5:0] result // Output result
);
// Define memory for storing precomputed values
// Each entry represents the product of the corresponding elements of
vector1 and vector2
// memory size: 2^N
reg [5:0] mem reg [0:7];
// Hardcode values for vector 1
parameter [2:0] ax = 3'b011; // 3
parameter [2:0] ay = 3'b100; // 4
parameter [2:0] az = 3'b101; // 5
// Precompute partial products and store them in memory
initial begin
    mem reg[0] = ax * bx;
    mem reg[1] = ax * by;
    mem reg[2] = ax * bz;
    mem reg[3] = ay * bx;
    mem reg[4] = ay * by;
    mem reg[5] = ay * bz;
    mem reg[6] = az * bx;
    mem reg[7] = az * by;
end
// Mux to select partial products based on 'b' coefficients
reg [5:0] selected partial product;
always @* begin
    case ({bx, by, bz})
        3'b000: accumulated_product = 6'd0; // No partial product selected
        3'b001: accumulated_product = mem_reg[1];
        3'b010: accumulated_product = mem_reg[2];
        3'b011: accumulated_product = mem_reg[1] + mem_reg[2];
        3'b100: accumulated_product = mem_reg[3];
        3'b101: accumulated product = mem reg[1] + mem reg[3];
        3'b110: accumulated product = mem reg[2] + mem reg[3];
        3'b111: accumulated product = mem reg[1] + mem reg[2] + mem reg[3];
        default: accumulated product = 6'd0; // Default value, if needed
    endcase
end
// Accumulate selected partial products to compute dot product
always @ * begin
    result = selected partial product[5:0]; // Initialize result with
selected partial product
end
endmodule
```



### **Test bench**

```
module distributed arithmetic tb;
    localparam CLK PERIOD = 10;
    reg [2:0] bx, by, bz; // Input elements of vector 2
    wire [5:0] result; // Output result
    distributed arithmetic uut (
        .bx(bx),
        .by(by),
        .bz (bz),
        .result(result)
    );
    // Clock generation
    reg clk = 0;
    always #((CLK PERIOD)/2) clk = ~clk;
    // Stimulus
    initial begin
        // Test case 1: a = {3, 4, 5}, b = {2, 1, 0}, expected result = 10
        bx = 2; by = 1; bz = 0;
        #100;
        $finish;
    end
    // Monitor
    always @(posedge clk) begin
        $display("Time = %0t, Result = %d", $time, result);
    end
endmodule
```

### Waveform



The logic of my code seems to be ok, but for some reason I am getting XX values in the memory register, I am unable to figure out the issue even after few hours of debugging attempts.



I accidentally did the below report, it was not part of the question







### **DSP Lab Assignment**

## 3- Tap FIR filter using Distributed Arithmetic

### Submitted by:

Full Name	Enrolment No.	
Abhinav M	23PMMT11(@uohyd.ac.in)	

# 08-05-2024 Centre for Advanced Studies in Electronics Science and Technology



## 3-tap FIR using Distributed Arithmetic

In distributed arithmetic, instead of performing multiplications and additions directly with the input data and coefficients, the multiplications are replaced with table lookups followed by summation. In my code I used lookup tables to store the precomputed products and then fetched the values and added them to produce the output.

This approach saves computational resources compared to performing individual multiplications for each tap.

### Code


```
module fir filter DA (
    input clk,
    input [15:0] data in,
    output [15:0] data out
);
// Coefficients for the FIR filter
parameter COEFF 0 = 8'h20;
parameter COEFF 1 = 8'h30;
parameter COEFF 2 = 8'h20;
// ROM for coefficient storage
reg signed [15:0] mem reg [0:2];
initial begin
   mem reg[0] = COEFF 0;
   mem reg[1] = COEFF 1;
    mem reg[2] = COEFF 2;
// Registers to hold input samples
reg [15:0] sample mem [0:2];
// Register to hold output
reg [31:0] output reg;
// Update memory with new input samples
always @ (posedge clk) begin
    sample mem[0] <= data in;</pre>
    sample mem[1] <= sample_mem[0];</pre>
    sample mem[2] <= sample mem[1];</pre>
end
// Distributed arithmetic implementation
always @* begin
    output reg = (sample mem[0] * mem reg[0]) +
                  (sample mem[1] * mem reg[1]) +
                  (sample mem[2] * mem reg[2]);
end
assign data out = output reg[15:0]; // Output data is truncated to 16 bits
endmodule
```




### **Testbench**

```
module fir filter tb;
parameter CLK_PERIOD = 10;
// Inputs reg
clk = 0;
reg signed [15:0] data_in = 0;
// Outputs
wire signed [15:0] data_out;
// Instantiate fir_filter
uut (
    .clk(clk),
   .data in (data in),
   .data out (data out)
);
// Clock
always #(CLK_PERIOD/2) clk = ~clk;
 initial begin
// Initialize
data_in = 0;
    #10 data_in = 100;
    #10 data_in = -50;
    #10 data in = 75;
    #10 data in = 5;
    #10 data_in = 7;
    #10 data in = 70;
    #10 $finish;
end endmodule
```


## **Simulation Result**



## **Elaborated Design**



**Synthesized Design** 




## **Timing Report (100ns clock)**

#### **Design Timing Summary** Hold Pulse Width Setup Worst Pulse Width Slack (WPWS): 49.500 ns Worst Negative Slack (WNS): 87.126 ns Worst Hold Slack (WHS): 0.152 ns Total Negative Slack (TNS): Total Hold Slack (THS): 0.000 ns Total Pulse Width Negative Slack (TPWS): 0.000 ns 0 Number of Failing Endpoints: 0 Number of Failing Endpoints: 0 Number of Failing Endpoints: Total Number of Endpoints: 65 Total Number of Endpoints: Total Number of Endpoints: 35 All user specified timing constraints are met.



### **Utilization**

Resource	Utilization	Available	Utilization %
LUT	11	53200	0.02
FF	33	106400	0.03
DSP	1	220	0.45
Ю	33	200	16.50



## **Power Report**

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.106 W
Design Power Budget:	Not Specified
Process:	typical
Power Budget Margin:	N/A
Junction Temperature:	26.2°C
Thermal Margin:	58.8°C (4.9 W)
Ambient Temperature:	25.0 °C
Effective &JA:	11.5°C/W
Power supplied to off-chip devices:	0 W

