# Flip flops, Counters and Registers





Lab Report No. 4+5

MV407: IC Design Lab-1 (Digital)

# Submitted by:

Abhinav M 23PMMT11(@uohyd.ac.in)

Lab Instructor: Dr. Bhawna Gomber Teaching Assistant: Ms. Bhargavi

Center for Advanced Studies in Electronics Science and Technology
University of Hyderabad
Hyderabad, India
November 22, 2023



# **Contents**

1	$\mathbf{Asy}$		1			
	1.1	Objective	1			
	1.2	Block diagram	1			
	1.3	Code	1			
	1.4	Elaborated design	3			
	1.5	· · · · · · · · · · · · · · · · · · ·	3			
	1.6		3			
	1.0					
2	Syn	chronous D flip flop	4			
	2.1		4			
	2.2		4			
	2.3	· · · · · · · · · · · · · · · · · · ·	4			
	$\frac{2.5}{2.4}$		5			
	$\frac{2.4}{2.5}$		6			
	$\frac{2.5}{2.6}$					
	2.0	Remarks	6			
3	Syn	chronous D flip flop with reset	7			
•	3.1		7			
	3.2		7			
	3.3		7			
	3.4		8			
	3.5	· · · · · · · · · · · · · · · · · · ·	8			
	3.6		8			
	3.0	Tuentarias	C			
4	8-bi	t data register async rst	9			
	4.1		9			
	4.2	<b>U</b>	9			
	4.3	Elaborated design				
	4.4	Timing diagram				
	4.5	Remarks				
	4.0	Iteliars	U			
5	8-bit data register sync rst					
	5.1	Objective				
	5.2	Code				
	5.3	Elaborated design				
	5.4	Timing diagram				
	5.5	Remarks				
	0.0	Temarks	_			
6	4-bi	t PIPO register 1	3			
_	6.1	Objective	3			
	6.2	Block diagram				
	6.3	Code				
	6.4	Elaborated design				
	6.5	Timing diagram				
	6.6	Remarks				
	0.0	Tolliand	0			
7	4-bi	t SISO register	6			
	7.1	Objective				
	7.2	Block diagram				
	7.3	Code				
	7.4	Elaborated design				
	7.5	Timing diagram				
		Remarks				

8	4-bit Universal Shift Register	19
	8.1 Objective	19
	8.2 Block diagram	
	8.3 Code	
	8.4 Elaborated design	
	8.5 Timing diagram	
	8.6 Remarks	
9	8-bit sync up-counter	22
	9.1 Objective	22
	9.2 Code	
	9.3 Elaborated design	
	9.4 Timing diagram	
	9.5 Remarks	
10	8-bit async down-counter	24
	10.1 Objective	24
	10.2 Code	
	10.3 Elaborated design	
	10.4 Timing diagram	
	10.5 Remarks	
11	References	26
$\mathbf{A}$	Appendix A: GitHub Repo	27



# 1 | Asynchronous D Flip flop

# 1.1 Objective

Design a circuit for Asynchronous D Flip flop. Verify its functionality using testbench.

### 1.2 | Block diagram




Figure 1.1: Block diagram async DFF

## 1.3 | Code

#### 1.3.1 | Design

```
1
   2
3
   // Create Date: 10/25/2023 02:52:37 PM
   // Design Name:
// Module Name: CB_DFF_async
   // Project Name:
// Target Devices:
// Tool Versions:
10
11
13
   // Description:
14
15
   // Dependencies:
16
17
      Revision:
      Revision 0.01 - File Created
19
      Additional Comments:
20
21
22
23
24
   25
26
27
28
   module CB_DFF_async(input D,clk,rst,en,output reg Q);
   always @(posedge clk or posedge rst)
29
30
31
32
33
34
35
   begin
if(~rst & en)
    Q <= D;
    Q <= 1'b0;
   end
   endmodule
```

#### 1.3.2 Testbench



```
1
    \bar{\mathbf{2}}
3
 4
 6
    // Create Date: 10/25/2023 03:02:13 PM
 7
    // Design Name:
// Module Name: tb_CB_DFF_sync
 8
9
10
    // Project Name:
    // Target Devices:
11
    // Tool Versions:
// Description:
12
13
14
    // Dependencies:
15
16
    // Revision:
    // Revision 0.01 - File Created
// Additional Comments:
19
20
21
    ..
.......
22
23
24
25
26
27
28
    module tb_CB_DFF_async();
    reg D;
    reg clk;
    wire Q;
    reg en;
reg rst;
30
31
    CB_DFF_async uut(D,clk,rst,en,Q);
32
33
34
35
    initial
        begin
            clk=0;
            rst=0;
36
            en=1;
37
38
            forever #10 clk = \simclk;
            end
39
40
    initial
41
        begin
            forever #100 rst = ~rst;
43
44
45
46
    initial
47
48
        begin
49
            D <= 0;
50
            #50;
\frac{51}{52}
            D <= 1;
53
            #50;
54
55
56
            D <= 0;
57
58
59
            #50
            en=0;
60
            D<= 1;
61
62
            #50 $finish;
63
        end
64
    endmodule
```



# 1.4 | Elaborated design




Figure 1.2: Elaborated design

# 1.5 | Timing diagram




Figure 1.3: Timing diagram

## 1.6 Remarks



# 2 | Synchronous D flip flop

#### 2.1 Objective

Design a circuit for Synchronous D flip flop. Verify its functionality using testbench.

#### 2.2 | Block diagram




Figure 2.1: Block diagram sync DFF

### 2.3 | Code

#### 2.3.1 | Design

```
2
3
   // Company : CASEST, University of Hyderabad: // Author : Abhinav M
4
5
      Create Date: 10/25/2023 02:45:45 PM
   // Design Name:
   // Module Name: CB_DFF_sync
9
   // Project Name:
10
   // Target Devices:
// Tool Versions:
11
12
13
   // Description:
14
15
   // Dependencies:
16
   // Revision:
17
   // Revision 0.01 - File Created
18
19
      Additional Comments:
20
21
22
23
24
25
26
27
28
29
30
31
32
33
   module CB_DFF_sync(input D,clk,en,output reg Q);
   always @(posedge clk & en)
   begin
Q <= D;</pre>
   end
34
35
   endmodule
```

#### 2.3.2 | Testbench



```
Module Name: tb_CB_DFF_sync
Project Name:
Target Devices:
Tool Versions:
10
11
12
         Description:
     // Dependencies:
15
16
17
     // Revision:
18
     // Revision 0.01 - File Created
19
     // Additional Comments:
\begin{array}{c} 20 \\ 21 \\ 22 \\ 23 \\ 24 \\ 25 \\ 26 \\ 27 \\ 28 \\ 29 \\ 30 \\ 31 \\ 32 \\ 33 \\ 34 \\ 35 \\ 36 \\ 37 \\ 38 \\ 39 \\ \end{array}
     module tb_CB_DFF_sync();
     reg D;
reg clk;
     reg en;
     CB_DFF_sync uut(D,clk,en,Q);
     initial
           begin
                clk=0;
                en=1;
                forever #10 clk = \simclk;
      initial
40
41
42
43
44
           begin
                D <= 0;
                #50;
45
                D <= 1;
46
47
48
                #50;
49
50
51
52
53
54
55
                D <= 0;
                #50
                en=0;
                D<= 1;
                #50 $finish;
56
           end
      endmodule
```

## 2.4 | Elaborated design




Figure 2.2: Elaborated design



# 2.5 | Timing diagram




Figure 2.3: Timing diagram

# 2.6 | Remarks



# 3 | Synchronous D flip flop with reset

#### 3.1 Objective

Design a circuit for Synchronous D flip flop with reset. Verify its functionality using testbench.

#### 3.2 | Block diagram




Figure 3.1: Block diagram Sync DFF with rst

### 3.3 | Code

#### 3.3.1 | Design

```
`timescale 1ns / 1ps
   // Company : CASEST, University of Hyderabad: // Author : Abhinav {\tt M}
 3
 4
 5
   // Create Date: 10/25/2023 02:49:59 PM
      Design Name:
      Module Name: CB_DFF_syncwrst
 9
      Project Name:
      Target Devices:
Tool Versions:
10
11
      Description:
12
13
14
    // Dependencies:
15
16
   // Revision:
      Revision 0.01 - File Created
17
   // Additional Comments:
18
20
21
22
23
24
25
   module CB_DFF_syncwrst(input D,clk,rst,en,output reg Q);
   always @(posedge clk)
   begin
26
27
28
29
   if(~rst & en)
    Q <= D;
    else
    Q <= 1'b0;
30
    end
31
```

#### 3.3.2 | Testbench

```
module tb_CB_DFF_syncwrst();
3
    reg D;
4
    reg clk;
    wire Q;
    reg en;
       rst:
    CB_DFF_syncwrst uut(D,clk,rst,en,Q);
9
10
        begin
11
            clk=0;
            rst=0;
12
```



```
13
14
15
                                en=1;
                                forever #10 clk = ~clk;
16
           initial
17
\begin{array}{c} 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 23 \\ 42 \\ 52 \\ 62 \\ 72 \\ 28 \\ 29 \\ 30 \\ 31 \\ 32 \\ 33 \\ 34 \\ 35 \\ 36 \\ 37 \\ 38 \\ 39 \\ 40 \\ 41 \\ 42 \\ 43 \\ 44 \\ 45 \\ 47 \\ 48 \\ \end{array}
                                #50;
                               D <= 1;
                                #50;
                                #50
                                en=0;
                                D <= 1;
                                #50;
                                D <= 1;
                                D <= 0;
                                rst=1;
                               D <= 0;
                                #50 $finish;
           endmodule
```

# 3.4 | Elaborated design




Figure 3.2: Elaborated design

## 3.5 | Timing diagram




Figure 3.3: Timing diagram.

## 3.6 Remarks



# 4 8-bit data register async rst

#### 4.1 Objective

Design a circuit for 8-bit data register with async rst. Verify its functionality using testbench.

#### 4.2 | Code

#### 4.2.1 | Design

```
`timescale 1ns / 1ps
3
      Company : CASEST, University of Hyderabad:
   // Author : Abhinav M
   // Create Date: 11/01/2023 02:22:58 PM
6
   // Design Name:
   // Module Name: DB_8asyncrst
   // Project Name:
10
   // Target Devices:
   // Tool Versions:
// Description:
11
12
13
14
   // Dependencies:
16
   // Revision:
   // Revision 0.01 - File Created
17
   // Additional Comments:
18
19
   21
22
   module DB_8asyncrst (reset, clk, D, Q);
\frac{23}{24}
   input reset;
   input clk;
25
   input [7:0] D;
output [7:0] Q;
reg [7:0] Q;
26
28
   always @(posedge clk or posedge reset)
29
   if (reset)
   Q = 0;
30
31
   else
   Q = D;
32
   endmodule
```

#### 4.2.2 Testbench

```
`timescale 1ns / 1ps
2
3
   // Company:
4
   // Author: Abhinav M
5
   // Create Date: 22.11.2023 21:23:29
   // Design Name:
   // Module Name: tb_DB_8_asyncrst
9
   // Project Name:
// Target Devices:
10
11
     Tool Versions:
12
   // Description:
14
15
   // Dependencies:
16
17
     Revision:
   // Revision 0.01 - File Created
18
     Additional Comments:
20
\frac{21}{22}
   23
   module tb_DB_8_asyncrst();
^{24}
   reg clk,rst;
26
   reg [7:0] D;
27
28
29
   wire [7:0] Q;
   DB_8asyncrst uut(rst,clk, D, Q);
30
31
   initial
      begin
33
          clk=0;
          forever #1 clk = ~clk;
34
```



```
35 end initial begin rst=1; #5
38 yrst=0; #5
40 proved by the state of the state of
```

## 4.3 | Elaborated design




Figure 4.1: Elaborated design

# 4.4 | Timing diagram




Figure 4.2: Timing diagram

## 4.5 Remarks



# 5 | 8-bit data register sync rst

### 5.1 Objective

Design a circuit for 8-bit data register sync rst. Verify its functionality using testbench.

#### **5.2** | Code

#### 5.2.1 | Design

```
`timescale 1ns / 1ps
3
      Company : CASEST, University of Hyderabad:
   // Author : Abhinav M
   // Create Date: 11/01/2023 02:40:10 PM
6
   // Design Name:
   // Module Name: DB_8syncrst
   // Project Name:
10
   // Target Devices:
   // Tool Versions:
// Description:
11
12
13
14
   // Dependencies:
16
   // Revision:
   // Revision 0.01 - File Created
17
   // Additional Comments:
18
19
   21
22
   module DB_8syncrst(rst, clk, D, Q);
\frac{23}{24}
   input rst;
   input clk;
25
   input [7:0] D;
output [7:0] Q;
reg [7:0] Q;
26
28
   always @(posedge clk)
29
   if (rst)
   Q = 0;
30
31
   else
   Q = D;
32
   endmodule
```

#### 5.2.2 Testbench

```
2
3
   // Company:
4
   // Author: Abhinav M
5
   // Create Date: 22.11.2023 21:23:29
   // Design Name:
   // Module Name: tb_DB_8_syncrst
9
   // Project Name:
// Target Devices:
10
11
     Tool Versions:
12
   // Description:
14
15
   // Dependencies:
16
17
     Revision:
   // Revision 0.01 - File Created
18
     Additional Comments:
20
21
22
   23
   module tb_DB_8_syncrst();
^{24}
25
   reg clk,rst;
26
   reg [7:0] D;
27
28
29
   wire [7:0] Q;
   DB_8syncrst uut(rst,clk, D, Q);
30
31
   initial
32
      begin
33
         clk=0;
         forever #1 clk = ~clk;
34
```



## 5.3 | Elaborated design




Figure 5.1: Elaborated design

# 5.4 | Timing diagram




Figure 5.2: Timing diagram

## 5.5 Remarks



# 6 | 4-bit PIPO register

## 6.1 Objective

Design a circuit for 4-bit PIPO register. Verify its functionality using testbench.

#### 6.2 | Block diagram




Figure 6.1: 4-bit PIPO register.

## **6.3** | Code

#### **6.3.1** Design

```
Company : CASEST, University of Hyderabad: Author : Abhinav M
3
4
5
      Create Date: 11/08/2023 02:50:43 PM
      Design Name:
      Module Name: E_4_PIPO
      Project Name:
      Target Devices:
Tool Versions:
10
11
      Description:
12
13
      Dependencies:
15
16
      Revision:
      Revision 0.01 - File Created
17
18
      Additional Comments:
19
20
21
22
23
24
25
26
27
28
29
30
   .
.
   module E_4_PIPO(input clk,rst, [3:0]pi, output reg [3:0]po);
   always @(posedge clk)
   begin
if (rst)
   po<= 4'b0000;
   else
   po <= pi;
   end
   endmodule
```



#### 6.3.2 Testbench

```
`timescale ins / ips
 3
       Company:
       Author: Abhinav M
 5
       Create Date: 22.11.2023 21:23:29
 6
    // Design Name:
 8
       Module Name: tb_E_4_PIPO
       Project Name:
    // Target Devices:
// Tool Versions:
// Description:
10
11
12
13
14
    // Dependencies:
15
    /// Revision:
// Revision 0.01 - File Created
// Additional Comments:
17
18
\frac{19}{20}
    .
.
22
23
24
25
26
    module tb_E_4_PIPO();
    reg clk,rst;
reg [3:0] pi;
wire [3:0] po;
E_4_PIPO uut(clk,rst, pi, po);
27
28
29
30
    {\tt initial}
31
32
33
        begin
            clk=0;
            forever #1 clk = ~clk;
34
        end
35
36
37
38
39
    initial
     rst=1; #5
     rst=0; #5
40
41
     pi = 4'b1010; #5
42
43
44
     pi = 4'b1111; #5
     pi = 4'b0101; #5
45
46
     #150 $finish;
48
    endmodule
49
```

## 6.4 | Elaborated design




Figure 6.2: Elaborated design



# 6.5 | Timing diagram




Figure 6.3: Timing diagram

# 6.6 Remarks



# 7 | 4-bit SISO register

### 7.1 Objective

Design a circuit for 4-bit SISO register. Verify its functionality using testbench.

# 7.2 | Block diagram




Figure 7.1: 4-bit SISO working  $(L \rightarrow R)$ 

## **7.3** | Code

#### **7.3.1** Design

```
Company : CASEST, University of Hyderabad: Author : Abhinav M
3
4
5
      Create Date: 11/08/2023 02:44:22 PM
6
      Design Name:
      Module Name: E_4_SISO
      Project Name:
      Target Devices:
Tool Versions:
10
\frac{11}{12}
    // Description:
13
14
      Dependencies:
15
16
    // Revision:
    // Revision 0.01 - File Created
17
18
      Additional Comments:
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
    module E_4_SISO(input clk,rst,si,output reg so);
   reg [3:0] tmp;
    always @(posedge clk )
   begin
   if (rst)
tmp <= 4'b0000;</pre>
35
36
37
38
   tmp <= tmp << 1;
    tmp[0] <= si;</pre>
   so = tmp[3];
39
40
41
    endmodule
```



#### 7.3.2 | Testbench

```
`timescale ins / 1ps
 3
       Company:
    // Author: Abhinav M
    // Create Date: 22.11.2023 21:23:29
// Design Name:
    // Module Name: tb_E_4_PIPO
// Project Name:
// Target Devices:
 8
10
    // Tool Versions:
// Description:
11
12
    //
// Dependencies:
13
14
15
    // Revision:
16
    // Revision 0.01 - File Created // Additional Comments:
18
19
\frac{20}{21}
    .
22
23
    module tb_E_4_SISO();
24
25
26
27
28
    reg clk,rst;
    reg si;
wire so;
    E_4_SISO uut(clk,rst, si, so);
    initial
        begin
30
            clk=0;
31
            forever #5 clk = \simclk;
32
33
    end initial
34
    begin
35
36
    rst=1; #10
37
     rst=0; #10
38
39
40
     si = 1'b1; #5
41
     si = 1'b1; #5
43
     si = 1'b0; #5
44
45
      si = 1'b0; #5
\frac{46}{47}
     si = 1'b1; #5
49
     si = 1'b1; #5
50
\frac{51}{52}
      si = 1'b0; #5
53
54
     si = 1'b0; #5
     si = 1'b1; #5
56
57
      si = 1'b1; #5
58
59
     si = 1'b1; #5
60
61
     si = 1'b1; #5
62
      si = 1'b1; #5
63
64
     si = 1'b1; #5
65
66
67
     si = 1'b1; #5
68
69
      si = 1'b1; #5
70
71
72
73
     si = 1'b1; #5
     si = 1'b1; #5
     #100 $finish;
75
    end
76
    endmodule
```



# 7.4 | Elaborated design




Figure 7.2: Elaborated design

# 7.5 | Timing diagram



Figure 7.3: Timing diagram

# 7.6 Remarks



# 8 | 4-bit Universal Shift Register

#### 8.1 Objective

Design a circuit for 4-bit Universal Shift Register. Verify its functionality using testbench.

#### 8.2 | Block diagram




Figure 8.1: 4-bit universal shift register.

#### 8.3 | Code

#### 8.3.1 | **Design**

```
imescale 1ns / 1ps
        Company : CASEST, University of Hyderabad: Author : Abhinav {\tt M}
 3
 4
 5
        Create Date: 11/08/2023 04:48:39 PM
        Design Name:
        Module Name: E_4_USR
 9
        Project Name:
        Target Devices:
Tool Versions:
10
11
12
        Description:
13
14
        Dependencies:
15
16
        Revision:
        Revision 0.01 - File Created
17
18
        Additional Comments:
19
20
21
22
23
24
25
         module E_4_USR(
       input clk, rst,
input [1:0] sel, // select
       input [3:0] pdi,
26
                           // parallel data in
27
28
29
       input sldi,
                       // serial left data in
       input srdi,
                     // serial right data in
       input srd1, // serial right data in
output reg [3:0] pdo, //parallel data out
output reg [3:0] do,
output sldo, // serial left data out
output srdo // serial right data out
30
31
33
    );
34
35
36
       always@(posedge clk)
       begin
if(rst)
37
         begin
38
         pdo<=0;
39
40
         else begin
41
```



```
42
                      case(sel)
                         2'h1: do <= {srdi,pdo[3:1]}; // Right Shift
2'h2: do <= {pdo[2:0],sldi}; // Left Shift
2'h3: pdo <= pdi; // PIPO
default: do <= do; // Do nothing</pre>
43
44
45
46
47
48
                 end
             end
49
             assign sldo = do[0];
assign srdo =do[3];
50
51
         endmodule
```

#### 8.3.2 | Testbench

```
`timescale 1ns / 1ps
    3
    // Company:
    // Author: Abhinav M
 4
 5
    // Create Date: 22.11.2023 22:06:39
 6
    // Design Name:
// Module Name: tb_E_4_USR
    // Project Name:
10
    // Target Devices:
    // Tool Versions:
// Description:
11
12
13
14
    // Dependencies:
    // Revision:
// Revision 0.01 - File Created
// Additional Comments:
15
16
17
18
19
20
    22
23
24
    module tb_E_4_USR;
      reg clk, rst;
reg [1:0] sel;
reg [3:0] pdi;
25
      reg sldi, srdi;
wire [3:0] pdo; //parallel data out
wire sldo, srdo;
26
27
28
29
30
      {\tt E\_4\_USR~uut(clk,~rst,~sel,~pdi,~sldi,~srdi,~pdo,~sldo,~srdo);}
31
      always #2 clk = ~clk;
initial begin
32
33
35
         clk = 0; rst = 1;
36
37
        #3 rst = 0;
#5
38
        pdi = 4'b1001;
sel = 2'h3; #4;
39
40
41
42
\frac{43}{44}
       #100 $finish;
45
      end
46
47
48
    endmodule
```



# 8.4 | Elaborated design




Figure 8.2: Elaborated design

# 8.5 | Timing diagram



Figure 8.3: Timing diagram.

## 8.6 | Remarks



# 9 | 8-bit sync up-counter

### 9.1 Objective

Design a circuit for 8-bit sync up-counter. Verify its functionality using testbench.

# 9.2 | Code

#### 9.2.1 | Design

```
// Company : CASEST, University of Hyderabad: // Author : Abhinav M
3
   // Create Date: 11/08/2023 03:20:20 PM
    // Design Name:
   // Module Name: E_8_upcount_sync
8
   // Project Name:
// Target Devices:
// Tool Versions:
10
11
   // Description:
13
14
   // Dependencies:
15
   // Revision:
16
   // Revision 0.01 - File Created
17
   // Additional Comments:
20
   21
22
23
   module E_8_upcount_sync(input clk,output reg [7:0]count);
24
   initial
   count=0;
\frac{26}{27}
   always @(posedge clk )
   begin
28
   if(count<8'hff)</pre>
29
   count<= count+8'h01;</pre>
30
   else
   count=0;
32
   \verb"end"
   endmodule
```

#### 9.2.2 | Testbench

```
3
   // Company:
4
   // Author: Abhinav M
5
   // Create Date: 11/08/2023 03:33:33 PM
   // Design Name:
   // Module Name: tb_E_8_downcount_async
   // Project Name:
   // Target Devices:
// Tool Versions:
10
11
   // Description:
12
14
   // Dependencies:
15
   // Revision:
// Revision 0.01 - File Created
16
17
18
     Additional Comments:
20
   21
22
   module tb_E_8_upcount_async();
23
24
   wire [7:0] count; reg clk;
   E_8_upcount_sync uut(clk,count);
26
27
28
29
      begin
          clk=0;
          forever #1 clk = ~clk;
30
      end
   #500 $finish;
31
   end
   endmodule
```



# 9.3 | Elaborated design




Figure 9.1: Elaborated design

# 9.4 | Timing diagram



Figure 9.2: Timing diagram

## 9.5 Remarks



# 10 | 8-bit async down-counter

# 10.1 | Objective

Design a circuit 8-bit async down-counter. Verify its functionality using testbench.

#### 10.2 | Code

#### 10.2.1 | Design

```
`timescale 1ns / 1ps
3
      Company : CASEST, University of Hyderabad:
   // Author : Abhinav M
   // Create Date: 11/08/2023 03:31:05 PM
6
   // Design Name:
    // Module Name: E_8_downcount_async
   // Project Name:
10
   // Target Devices:
   // Tool Versions:
// Description:
11
12
13
14
   // Dependencies:
16
   // Revision:
   // Revision 0.01 - File Created
// Additional Comments:
17
18
19
   21
22
\frac{23}{24}
   module E_8_downcount_async(input clk,rst, output reg [7:0]count);
   initial
25
   count=8'b11111111;
26
   always @(posedge clk or posedge rst)
28
   begin
29
   if(rst)
\frac{30}{31}
   count=8'b11111111;
32
   if(count>8'b00000000 & rst==0)
33
   count <= count -8 'b00000001;
34
35
   else if(count == 8'b000000000);
36
   count=8'b11111111;
37
38
   end
40
41
42
    endmodule
43
```

#### 10.2.2 | Testbench

```
`timescale 1ns / 1ps
   Company:
4
   // Author: Abhinav M
5
   // Create Date: 11/08/2023 03:33:33 PM
6
   // Design Name:
// Module Name: tb_E_8_downcount_async
     Project Name:
10
   // Target Devices:
11
   // Tool Versions:
   // Description:
12
13
   // Dependencies:
14
16
   // Revision:
   // Revision 0.01 - File Created
// Additional Comments:
17
18
19
20
   .
.
   module tb_E_8_downcount_async();
wire [7:0] count ;
23
  reg clk,rst;
```



```
\frac{25}{26}
      E_8_downcount_async uut(clk,rst,count);
27
28
       initial
             begin
29
                    clk=0;
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
                    forever #1 clk = \simclk;
       initial
      begin
      rst=1;
       #20
      rst=1;
#20
      rst=0;
      #500 $finish;
       end
       endmodule
```

### 10.3 | Elaborated design




Figure 10.1: Elaborated design

## **10.4** | Timing diagram



Figure 10.2: Timing diagram

#### 10.5 Remarks



# 11 | References



# A | Appendix A: GitHub Repo

The GitHub repo referenced below contains the Verilog code and test benches mentioned in this report.  ${\rm https://github.com/AbhinavM2000/MV401D/}$