# **Practice Questions**





Lab Report No. 3

MV407: IC Design Lab-1 (Digital)

### Submitted by:

Full Name Enrollm	ent No.
-------------------	---------

Abhinav M 23PMMT11(@uohyd.ac.in)

Lab Instructor: Dr. Bhawna Gomber Teaching Assistant: Ms. Bhargavi

Center for Advanced Studies in Electronics Science and Technology
University of Hyderabad
Hyderabad, India
October 10, 2023

# **Contents**

1	Sum of Dice						
	1.1	Problem statement					
	1.2	Truth table					
	1.3	K map and Reduced Boolean expression					
	1.4	Code					
	1.5	Elaborated design					
	1.6	Timing diagram					
	1.7	Remarks					
2	2 Snack Diplomacy						
	2.1	Problem statement					
	2.2	Truth table					
	2.3	K map -creamand reduced Boolean expression					
	2.4	Code					
	2.5	Elaborated design					
	2.6	Timing diagram					
	2.7	Remarks					
3	Refe	erences 7					
$\mathbf{A}$	App	pendix A: GitHub Repo 8					



# 1 | Sum of Dice

#### 1.1 | Problem statement

Three dice are rolled simultaneously. For each die, let a binary signal represent whether the outcome is even or odd. Design a circuit whose output represents whether the sum of the outcomes of the three dice is even or odd. Verify its functionality using testbench.

#### 1.2 | Truth table

The truth table can be used to derive the Boolean expression:

$D_1$	$D_2$	$D_3$	Y (Odd TRUE)	
0	0	0	0	
0	0	1	1	
0	1	0	1	
0	1	1	0	
1	0	0	1	
1	0	1	0	
1	1	0	0	
1	1	1	1	

#### 1.3 | K map and Reduced Boolean expression

$$D_2D_3$$
 $00 \quad 01 \quad 11 \quad 10$ 
 $D_1 \quad 1 \quad 0 \quad 1$ 
 $0 \quad 0 \quad 1 \quad 0$ 

$$Y = D_1 \oplus D_2 \oplus D_3$$

### 1.4 | Code

#### 1.4.1 | Design

```
3
    Company: CASEST, University of Hyderabad Author: Abhinav M
    Create Date: 10/05/2023 11:58:02 AM
    Design Name:
    Module Name: three_dice
    Project Name:
10
    Target Devices:
12
    Tool Versions:
13
   // Description:
14
15
    Dependencies:
16
    Revision:
    Revision 0.01 - File Created
19
    Additional Comments:
20
```



#### 1.4.2 | Testbench

```
2
 3
 4
 5
 6
    // Create Date: 10/05/2023 12:10:38 PM
    // Design Name:
9
    // Module Name: tb_threedice
    // Project Name:
// Target Devices:
// Tool Versions:
10
11
12
13
    // Description:
14
    // Dependencies:
15
    //
// Revision:
16
17
    // Revision 0.01 - File Created // Additional Comments:
18
19
20
21
22
23
24
25
    .
    module tb_threedice();
26
    reg d1,d2,d3;
wire y;
27
28
29
30
    three_dice uut(y,d1,d2,d3);
31
32
    initial
33
34
       begin
      #10 d1=0;d2=0;d3=0;
#10 d1=0;d2=0;d3=1;
#10 d1=0;d2=1;d3=0;
#10 d1=1;d2=0;d3=0;
35
36
37
38
39
       #10 d1=1;d2=1;d3=0;
40
       #10 d1=0; d2=1; d3=1;
41
       #10 d1=1;d2=0;d3=1;
42
43
       #10 d1=1; d2=1; d3=1;
44
        #10 $finish;
45
        end
46
47
    endmodule
```



# 1.5 | Elaborated design




Figure 1.1: Elaborated design.

## 1.6 | Timing diagram




Figure 1.2: Timing diagram.

# 1.7 | Remarks

Circuit for the problem statement was designed and tested successfully.



## 2 | Snack Diplomacy

### 2.1 | Problem statement

A person "A" likes sandwich, pastry and ice-cream, person "B" likes sweetcorn and ice-cream, person "C" likes sandwich, pastry and sweetcorn. They have enough money to buy two items. Write a module which can determine, whether a choice of food items would contain at-least one food of liking for each of them. (Assign 0-1 values to each food item).

#### 2.2 | Truth table

The truth table can be used to derive the Boolean expression: (Let,  $S_a$ : Sandwich,  $S_w$ : Sweetcorn, I: Ice-cream, P: Pastry)

$S_a$	$S_w$	I	P	Y
0	0	1	1	1
0	1	1	0	1
1	1	0	0	1
0	1	0	1	1
1	0	1	0	1

### 2.3 K map -creamand reduced Boolean expression

$$Y = \overline{S_a S_w} IP + S_a \overline{S_w} I\overline{P} + \overline{S_a} S_w \overline{I}P + \overline{S_a} S_w I\overline{P} + S_a S_w \overline{I} \overline{P}$$

### 2.4 | Code

#### 2.4.1 | Design



```
14
    // Dependencies:
15
16
    // Revision:
17
    // Revision 0.01 - File Created
19
    // Additional Comments:
20
21
22
    23
24
    module icecream(output y,
25
        input Sa,
26
27
28
        input Sw,
        input I, input P
29
30
31
        wire w1, w2, w3, w4, w5;
32
33
34
        and a1(w1,Sa,Sw,\simI,\simP);
        and a2(w2,\simSa,Sw,\simI,P);
        and a3(w3,~Sa,~Sw,I,P);
and a4(w4,~Sa,Sw,I,~P);
35
36
37
        and a5(w5,Sa,\simSw,I,\simP);
38
        // assign y = (Sa)\&(Sw)\&(~I)\&(~P) + (~Sa)\&(Sw)\&(~I)\&(P) + (~Sa)\&(~Sw)\&(I)\&(P) + (~Sa)\&(Sw)\&(I)\&(~P);
39
40
41
        or o1(y,w1,w2,w3,w4,w5);
42
    endmodule
```

#### 2.4.2 | Testbench

```
3
    // Company: CASEST, University of Hyderabad // Author: Abhinav M \,
 4
 5
 6
    // Create Date: 10/05/2023 12:02:26 PM
    // Design Name:
    // Module Name: tb_icecream
    // Project Name:
10
    // Target Devices:
// Tool Versions:
11
12
13
    // Description:
14
15
    // Dependencies:
16
    // Revision:
// Revision 0.01 - File Created
17
18
    // Additional Comments:
19
20
21
    22
23
24
25
    module tb_icecream();
26
    reg Sa,Sw,I,P;
27
    wire y;
28
29
30
31
    icecream uut(y,Sa,Sw,I,P);
    initial
32
        begin
33
34
        #10 Sa=1; Sw=1; I=0; P=0;
        #10 Sa=1;Sw=0;I=1;P=0;
#10 Sa=0;Sw=1;I=1;P=0;
#10 Sa=0;Sw=0;I=1;P=1;
35
\frac{36}{37}
38
        #10 Sa=0; Sw=0; I=0; P=1;
39
40
41
        #10 $finish;
42
        end
43
44
    endmodule
```



# 2.5 | Elaborated design




Figure 2.1: Elaborated design.

# 2.6 | Timing diagram




Figure 2.2: Timing diagram.

### 2.7 Remarks

Circuit for the problem statement was designed and tested successfully.



# 3 | References



# A | Appendix A: GitHub Repo

The GitHub repo referenced below contains the Verilog code and test benches mentioned in this report.  ${\rm https://github.com/AbhinavM2000/MV401D/}$