RTL to GDSII for sequence detector





Lab Report No. 8

MV407: IC Design Lab-1 (Digital)

Submitted by:

Full Name	Enrollment No.
-----------	----------------

Abhinav M 23PMMT11(@uohyd.ac.in)

Lab Instructor: Dr. Bhawna Gomber Teaching Assistant: Ms. Bhargavi

Center for Advanced Studies in Electronics Science and Technology
University of Hyderabad
Hyderabad, India
December 19, 2023

Contents

1		sequence detector	1
	1.1	Objective	
	1.2	State diagram	1
		Code	1
	1.4	Elaborated design	3
	1.5	Timing diagram	3
	1.6	Post synthesis netlist	3
	1.7	SDC	4
		Reports	
		Physical Design	
	1.10	GDSII Layout	5
	1.11	Remarks	5
2	Refe	erences	6
\mathbf{A}	App	pendix A: GitHub Repo	7



1 | 011 sequence detector

1.1 Objective

Demonstrate RTL to GDSII for 011 sequence detector.

1.2 | State diagram




Figure 1.1: State diagram

1.3 | Code

1.3.1 | Design

```
2
 3
 4
 5
 6
    // Create Date: 11/25/2023 02:52:37 PM
 8
    // Design Name:
9
    // Module Name: 011
    // Project Name:
// Target Devices:
// Tool Versions:
10
11
13
    // Description:
    //
// Dependencies:
14
15
16
17
    //
       Revision:
       Revision 0.01 - File Created
18
    // Additional Comments:
20
21
22
23
24
    .
.
    `timescale 1ns / 1ps
25
26
27
28
29
    module seq_dec (
    input in,
    input clk,
input reset,
output reg out
30
31
32
    Parameter s0 = 2 \ b00 , s1 = 2 \ b01 , s2 = 2 \ b10 ;
33
34
35
36
   Reg [1:0] cs,ns;
always @(posedge clk) begin
case(cs)
    s0:being
if(in==0) being
37
38
    ns=s1;
39
    out=0;
40
    end
    else begin
41
    ns=s0:
42
    out = 0;
```



```
44 end
45
    S0 S1 S2
46
47
    0/0 1/0
    0/1
49
    0/1
50
    1/0
\frac{51}{52}
    end
    s1:being
53
    if(in==0) being
    ns=s1;
55
    out = 0;
    end
56
    else begin
57
    ns=s2;
58
59
    out=0;
60
    end
    s2:being
if(in==0) being
62
\frac{63}{64}
    ns=s1:
65
    out = 0;
66
    end
67
    else begin
68
    ns=s0;
69
    out=1;
70
71
    end
     end
    default: out=0;
     endcase
     always @ (posedge clk or posedge reset) begin
    if(reset) cs<= 2 b00 ;</pre>
75
76
     else cs<=ns;</pre>
77
     end
78
     endmodule
```

1.3.2 | Testbench

```
timescale 1ns / 1ps
    // Company:
    // Author: Abhinav M
 5
 6
    // Create Date: 11/25/2023 03:02:13 PM
    // Design Name:
    // Module Name: tb_011
10
    // Project Name:
    // Target Devices:
// Tool Versions:
// Description:
11
12
13
14
    // Dependencies:
15
   // Revision:

// Revision 0.01 - File Created

// Additional Comments:
17
18
19
20
    22
    `timescale 1ns / 1ps
23
    module tb();
24
25
26
    reg clk,reset,in;
wire out;
    seq_dec uut(in,clk,reset,out);
initial begin
27
    clk=0;
29
    forever #5 clk=~clk;
30
    end
    initial begin
\frac{31}{32}
   reset=1; #14;
reset=0;#1;
33
34
    in=0;#10;
35
    in=1;#10;
36
    in=1;#10;
37
    in=0;#10;
38
39
    in=1;#10;
    in=1:#10:
    in=0;#10;
    in=0;#10;
42
    in=1;#10;
43
    in=0;#10;
44
    $finish;
45
    end
    endmodule
```



1.4 | Elaborated design




Figure 1.2: Elaborated design.

1.5 | Timing diagram



Figure 1.3: Timing Diagram

1.6 | Post synthesis netlist

```
module seq_dec(in, clk, reset, out);
input in, clk, reset;
output out;
  2
  3
          wire in, clk, reset;
          wire out;
         wire out;
wire [1:0] cs;
wire [1:0] ns;
wire UNCONNECTED, UNCONNECTEDO, n_0, n_1, n_2, n_3, n_4;
DFFTRX1 \ns_reg[1] (.CK (clk), .D (cs[0]), .RN (n_4), .Q (ns[1]), .QN
10
         SDFFHQX1 \ns_reg[0] (.CK (clk), .D (ns[0]), .SI (n_3), .SE (n_0), .Q
13
          (ns[0]));
         DFFTRXL out_reg(.CK (clk), .D (cs[1]), .RN (n_2), .Q (out), .QN (UNCONNECTEDO));

OAI2BB2XL g235_8780(.AON (ns[1]), .A1N (cs[1]), .B0 (cs[1]), .B1 (n_3), .Y (n_4));
\frac{14}{15}
16
17
        (n_3), .Y (n_4));
DFFRHQX1 \cs_reg[1] (.RN (n_1), .CK (clk), .D (ns[1]), .Q (cs[1]));
NOR2XL g238_4296(.A (cs[0]), .B (n_3), .Y (n_2));
DFFRHQX1 \cs_reg[0] (.RN (n_1), .CK (clk), .D (ns[0]), .Q (cs[0]));
NAND2XL g239_3772(.A (cs[0]), .B (cs[1]), .Y (n_0));
INVXL g240(.A (reset), .Y (n_1));
INVXL g241(.A (in), .Y (n_3));
endmodule
20
21
22
```



1.7 | SDC

```
set sdc_version 2.0
     set_units -capacitance 1000.0fF
set_units -time 1000.0ps
 3
     # Set the current design
     current_design seq_dec
     create_clock -name "clk" -period 10.0 -waveform {0.0 5.0} [get_ports clk]
     set_clock_transition 0.1 [get_clocks clk]
     set_clock_gating_check -setup 0.0
set_wire_load_mode "enclosed"
     set_wire_load_mode
     set_dont_use [get_lib_cells tsmc18/RF1R1WX2]
10
     set_dont_use [get_lib_cells tsmc18/RF2R1WX2]
12
     set_dont_use [get_lib_cells tsmc18/RFRDX1]
13
     set_dont_use [get_lib_cells tsmc18/RFRDX2]
14
     set_dont_use [get_lib_cells tsmc18/RFRDX4]
     set_dont_use [get_lib_cells tsmc18/TIEHI]
set_dont_use [get_lib_cells tsmc18/TIEHI]
set_clock_uncertainty -setup 1.0 [get_ports clk]
set_clock_uncertainty -hold 1.0 [get_ports clk]
15
16
```

1.8 Reports

```
Power.
 3
     Leakage Dynamic Total
    Instance Cells Power(nW) Power(nW) Power(nW)
 4
    seq_dec 10 10.747 46220.515 46231.262
 8
    Instance Module Cell Count Cell Area Net Area Total Area Wireload
    seq_dec 10 375.883 0.000 375.883 <none> (D)
10
     (D) = wireload is default in technology library
    Timing:
    Path 1: MET (7722 ps) Setup Check with Pin ns_reg[0]/CK->SE
14
      Group: clk
      Startpoint: (R) cs_reg[1]/CK
15
     Clock: (R) clk
Endpoint: (F) ns_reg[0]/SE
16
17
     Clock: (R) clk
Capture Launch
19
20
      Clock Edge:+ 10000 0
21
      Src Latency:+ 0 0
22
     Net Latency:+ 0 (I) 0 (I)
23
     Arrival:= 10000 0
24
25
      Setup: - 725
26
      Uncertainty: - 1000
27
28
      Required Time:= 8275
      Launch Clock: - 0
29
      Data Path: - 552
     Slack:= 7722
31
32
    # Timing Point Flags Arc Edge Cell Fanout Load Trans Delay Arrival Instance
33
    # (fF) (ps) (ps) (ps) Location
34
               -----
      cs_reg[1]/CK - - R (arrival) 5 - 100 - 0 (-,-)
cs_reg[1]/Q - CK->Q R DFFRHQX1 4 11.3 298 459 459 (-,-)
g239__3772/Y - B->Y F NAND2XL 1 4.0 112 93 552 (-,-)
35
36
38
      ns_reg[0]/SE <<< - F SDFFHQX1 1 - - 0 552 (-,-)
39
```

1.9 | Physical Design

```
seq_dec_preCTS:

# Format_clock timeReq slackR/slackF setupR/setupF instName/pinName # cycle(s)

clk(R)->clk(R) 8.272 */7.653 */0.728 ns_reg[0]/SE 1

clk(R)->clk(R) 8.571 */7.949 */0.429 ns_reg[1]/RN 1

clk(R)->clk(R) 8.267 */7.965 */0.733 ns_reg[0]/D 1

clk(R)->clk(R) 8.267 */7.965 */0.733 ns_reg[0]/D 1

clk(R)->clk(R) 8.283 */8.204 */0.717 ns_reg[0]/SI 1

clk(R)->clk(R) 8.283 */8.204 */0.717 ns_reg[0]/SI 1

clk(R)->clk(R) 8.595 */8.256 */0.405 ns_reg[1]/D 1

clk(R)->clk(R) 8.822 8.317/* 0.178/* out_reg/D 1

clk(R)->clk(R) 8.645 */8.343 */0.355 cs_reg[0]/D 1

clk(R)->clk(R) 8.644 */8.355 */0.356 cs_reg[1]/D 1

d(R)->clk(R) 8.645 */8.343 */0.356 cs_reg[1]/D 1

d(R)->clk(R) 8.797 8.659/* 0.203/* cs_reg[1]/RN 1


d(R)->clk(R) 8.797 8.659/* 0.203/* cs_reg[0]/RN 1

seq_dec_postCTS:

# Format_clock timeReq slackR/slackF setupR/setupF instName/pinName # cycle(s)
```



1.10 | GDSII Layout



1.11 | Remarks

The 011 sequence detector was implemented using 180nm technology from RTL to GDSII.



2 | References



A | Appendix A: GitHub Repo

The GitHub repo referenced below contains the Verilog code and test benches mentioned in this report. ${\rm https://github.com/AbhinavM2000/MV401D/}$