1010 Sequence Detector





Lab Report No. 7

MV407: IC Design Lab-1 (Digital)

Submitted by:

| Full Name Enrollment No. | |
|--------------------------|--|
|--------------------------|--|

Abhinav M 23PMMT11(@uohyd.ac.in)

Lab Instructor: Dr. Bhawna Gomber Teaching Assistant: Ms. Bhargavi

Center for Advanced Studies in Electronics Science and Technology
University of Hyderabad
Hyderabad, India
November 22, 2023

Contents

| 1 | Ove | rlapping 1010 detector (mealy machine) | 1 | |
|---|---------------------------|--|---|--|
| | 1.1 | Problem statement | 1 | |
| | | Block diagram | | |
| | | Code | | |
| | 1.4 | Elaborated design | 4 | |
| | | Timing diagram | | |
| | 1.6 | Remarks | 4 | |
| 2 | Refe | erences | 5 | |
| A | A Appendix A: GitHub Repo | | | |



1 | Overlapping 1010 detector (mealy machine)

1.1 | Problem statement

Design a overlapping 1010 sequence detector mealy machine.

1.2 | Block diagram




Figure 1.1: State diagram

1.3 | Code

1.3.1 | Design

```
`timescale 1ns / 1ps
 3
 4
    // Company: CASEST, University of Hyderabad
// Author: Abhinav M
 5
 6
    // Create Date: 11/22/2023 02:55:51 PM
       Design Name:
10
       Module Name: FB_det_1010_mea
11
       Project Name:
      Target Devices:
Tool Versions:
12
13
       Description:
14
15
16
      Dependencies:
17
18
       Revision:
       Revision 0.01 - File Created
19
20
       Additional Comments:
22
23
24
    module FB_det_1010_mea(input clk,input w,input rst,output reg z);
        reg [1:0]CS, NS;
25
        //wire [1:0]A,B,C,D;
26
27
        //assign A=2'b00;
        //assign B=2'b01;
28
        //assign C=2'b10;
29
30
31
32
        //assign D=2'b11;
    parameter A=2'b00, B=2'b01,C=2'b10,D=2'b11;
always@(w,CS)
            begin
33
                case(CS)
34
35
                    A:
                        begin
36
37
38
                            if (w==0)
                                begin
                                    NS=A;
39
                                    z=0;
40
41
\frac{42}{43}
\frac{44}{44}
                                begin
                                    NS=B:
                                    z=0;
45
47
                    В:
                        begin
if(w==0)
48
49
50
                                begin
                                    NS=C;
51
                                    z=0;
```



```
\begin{array}{c} 53 \\ 54 \end{array}
                                         end
                                    else
55
                                         begin
56
                                             NS=B;
57
                                              z=0;
58
59
                               end
60
                         C:
61
                               begin
                                    if (w==0)
62
63
                                         begin
64
                                              NS=A;
65
                                              z=0;
66
67
                                         end
                                    else
68
                                         begin
                                              NS=D;
70
71
72
73
74
75
76
77
78
79
80
                                              z=0;
                                         end
                               end
                         D:
                               begin
                                    if(w==0)
                                         begin
                                              NS=C:
                                              z=1;
                                         end
                                    else
81
                                         begin
82
                                              NS=B;
83
                                         end
84
85
                               end
86
                    endcase
87
               end
88
89
          always@(posedge clk) //CS triggered here, w triggered at i/p
90
               begin
                    if(rst==1)
91
92
                         CS<=A;
                                     //init
93
94
                         CS<=NS; //NS from prev. clk
95
96
     endmodule
```

1.3.2 | Testbench

```
\mathbf{2}
   3
4
5
6
8
   // Create Date: 11/22/2023 03:30:39 PM
   // Design Name:
// Module Name: tb_FB_det_1010_mea
// Project Name:
9
10
11
      Target Devices:
12
   // Tool Versions:
// Description:
13
14
15
   // Dependencies:
16
17
   // Revision:
18
   // Revision 0.01 - File Created
20
   // Additional Comments:
21
22
23
   ```
 module tb_FB_det_1010_mea();
 wire z;
 reg clk,w,rst;
24
25
26
27
 FB_det_1010_mea uut(clk,w,rst,z);
 initial
28
29
30
 begin
 clk=0;
 forever #1 clk = ~clk;
31
 end
32
 initial
33
 begin
34
35
 rst=1;#2
 rst=0;
36
 w=0;#2
```



```
w=1;#2
w=0;#2
w=1;#2
w=0;#2
 38
39
 40
41
 // hit w=1;#2
 42
 43
44
45
46
 w=1;#2
w=1;#2
w=0;#2
w=0;#2
w=1;#2
 47
48
 W=1;#2
W=0;#2
W=1;#2
W=0;#2
// hit
 49
50
51
52
53
54
 w=0;#2
w=1;#2
w=0;#2
 55
56
57
58
59
 w=1;#2
 w=0;#2
// hit
w=1;#2
 w=1;#2
w=0;#2
 60
 61
62
 w = 0; #2
 63
 w=1; #2
 w=0;#2
w=1;#2
w=0;#2
// hit
 64 \\ 65
 66
 67
 68
69
70
71
72
73
74
75
76
77
78
80
81
82
83
84
 w=0;#2
w=1;#2
w=0;#2
w=1;#2
w=0;#2
 W=0;#2

// hit

W=1;#2

W=1;#2

W=0;#2

W=0;#2

W=1;#2
 w=1;#2
w=0;#2
// hit
 85
 w=0;#2
 w=1;#2
w=0;#2
 86
87
88
89
90
 w=0;#2
w=1;#2
w=0;#2
// hit
w=1;#2
w=1;#2
 91
 92
 93
94
95
96
 w=0;#2
 w=0;#2
w=0;#2
w=1;#2
w=0;#2
w=1;#2
w=0;#2
// hit
 97
98
 99
100
 w=0;#2
w=1;#2
w=0;#2
101
102
103
 w=0;#2
w=1;#2
w=0;#2
// hit
w=1;#2
w=0;#2
w=0;#2
w=1;#2
104
105
106
107
108
109
110
111
112
 w = 0; #2
 w=1;#2
w=0;#2
// hit
113
114
115
 w=0;#2
116
 #50 $finish;
end
118
 endmodule
119
```



# 1.4 | Elaborated design




Figure 1.2: Elaborated design.

# 1.5 | Timing diagram




Figure 1.3: Timing diagram.

## 1.6 Remarks

Circuit was designed and tested successfully.



# 2 | References



# A | Appendix A: GitHub Repo

The GitHub repo referenced below contains the Verilog code and test benches mentioned in this report.  ${\rm https://github.com/AbhinavM2000/MV401D/}$