Ring and Johnson Counters





Lab Report No. 9

MV407: IC Design Lab-1 (Digital)

Submitted by:

Abhinav M 23PMMT11(@uohyd.ac.in)

Lab Instructor: Dr. Bhawna Gomber Teaching Assistant: Ms. Bhargavi

Center for Advanced Studies in Electronics Science and Technology
University of Hyderabad
Hyderabad, India
December 16, 2023

Contents

1	Ring counter	
	1.1	Objective
	1.2	Code
	1.3	Elaborated design
	1.4	Timing diagram
	1.5	Remarks
2	John	nson counter
	2.1	Objective
	2.2	Code
	2.3	Elaborated design
		Timing diagram
		Remarks
3	References	
\mathbf{A}	A Appendix A: GitHub Repo	



1 | Ring counter

1.1 Objective

Design RTL for ring counter. Verify its functionality using testbench.

1.2 | Code

1.2.1 | Design

```
2
    3
    // Company : CASEST, University of Hyderabad: // Author : Abhinav M \,
 5
 6
    // Create Date: 10/25/2023 02:52:37 PM
    // Design Name:
    // Module Name: CB_DFF_async
10
    // Project Name:
11
    // Target Devices:
// Tool Versions:
12
    // Description:
13
14
    // Dependencies:
    // Revision:
// Revision 0.01 - File Created
// Additional Comments:
16
17
18
19
21
    .
.
22
    module ringcounter (out,clk,rst);
    input clk,rst;
output [3:0] out;
\frac{23}{24}
25
    reg [3:0] q;
26
27
    always @(posedge clk) begin
if(rst) begin
28
29
30
31
    q <= 4'b1000;
    end
    end
else begin
q[0] <= q[3];
q[1] <= q[0];
32
33
34
35
    q[3] <= q[2];
36
    end
37
    end
38
    assign out = q;
40
    endmodule
```

1.2.2 | Testbench

```
`timescale 1ns / 1ps
   3
4
   // Company:
5
     Author: Abhinav M
   // Create Date: 10/25/2023 03:02:13 PM
   // Design Name:
   // Module Name: tb_CB_DFF_sync
9
   // Project Name:
10
   // Target Devices:
   // Tool Versions:
13
   // Description:
14
   // Dependencies:
15
16
   // Revision:
17
   // Revision 0.01 - File Created
19
   // Additional Comments:
20
21
   22
   module ringcounter_tb ();
reg clk,rst;
23
   wire [3:0] out;
\frac{26}{27}
   ringcounter uut(out,clk,rst);
```



```
28 | initial begin

29 | clk = 0;

30 | forever #5 clk = ~clk;

31 | end

32 |

33 | initial begin

34 | rst = 1'b1;

35 | #20 rst = 1'b0;

36 | #200 $ finish;

37 | end

38 | endmodule
```

1.3 | Elaborated design




Figure 1.1: Elaborated design

1.4 | Timing diagram




Figure 1.2: Timing diagram

1.5 Remarks

Circuit was designed and tested successfully, expected functionality was achieved.



2 | Johnson counter

2.1 Objective

Design RTL for johnson counter. Verify its functionality using testbench.

2.2 | Code

2.2.1 | Design

```
2
    3
    // Company : CASEST, University of Hyderabad: // Author : Abhinav M \,
 5
 6
    // Create Date: 10/25/2023 02:52:37 PM
    // Design Name:
    // Module Name: CB_DFF_async
10
    // Project Name:
11
    // Target Devices:
// Tool Versions:
12
    // Description:
13
14
    // Dependencies:
    // Revision:
// Revision 0.01 - File Created
// Additional Comments:
16
17
18
19
21
    .
.
    module johnsoncounter (out,clk,rst);
input clk,rst;
22
\frac{23}{24}
    output [3:0] out;
reg [3:0] q;
25
26
27
    always @(posedge clk) begin
if(rst) begin
28
29
30
31
    q <= 4'b1000;
    end
    else begin

q[3] <= q[0];

q[2] <= q[3];
32
33
34
35
    q[0] <= q[1];
36
    end
37
    end
38
    assign out = q;
40
    endmodule
```

2.2.2 | Testbench

```
`timescale 1ns / 1ps
   3
4
   // Company:
5
    Author: Abhinav M
   // Create Date: 10/25/2023 03:02:13 PM
   // Design Name:
   // Module Name: tb_CB_DFF_sync
9
   // Project Name:
10
   // Target Devices:
   // Tool Versions:
13
   // Description:
14
   // Dependencies:
15
16
   // Revision:
17
   // Revision 0.01 - File Created
19
   // Additional Comments:
20
21
  22
23
   wire [3:0] out;
\frac{26}{27}
   johnsoncounter uut(out,clk,rst);
```



```
28 | initial begin

29 | clk = 0;

30 | forever #5 clk = ~clk;

31 | end

32 |

33 | initial begin

34 | rst = 1'b1;

35 | #20 rst = 1'b0;

36 | #200 $ finish;

37 | end

38 | endmodule
```

2.3 | Elaborated design




Figure 2.1: Elaborated design

2.4 | Timing diagram



Figure 2.2: Timing diagram

2.5 Remarks

Circuit was designed and tested successfully, expected functionality was achieved.



3 | References



A | Appendix A: GitHub Repo

The GitHub repo referenced below contains the Verilog code and test benches mentioned in this report. ${\rm https://github.com/AbhinavM2000/MV401D/}$