



Project 1 Part 2

Create the layout for the 2:1 MUX

Changed the schematic to one inv and 3 NAND gates



Layout



DRC

```
DRC started.....Mon Oct 20 17:59:10 2025
completed ....Mon Oct 20 17:59:10 2025
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
***** Summary of rule violations for cell "MUX_using_NAND layout" *****
Total errors found: 0
```

Extract

```
executing: saveDerived(metal5 ("metal5" "net") cell_view)
executing: saveDerived(via4 ("via4" "net") cell_view)
executing: saveDerived(metal6 ("metal6" "net") cell_view)
executing: saveDerived(via5 ("via5" "net") cell_view)
Extraction started.....Mon Oct 20 17:58:52 2025
completed ....Mon Oct 20 17:58:53 2025
CPU TIME = 00:00:00 TOTAL TIME = 00:00:01
***** Summary of rule violations for cell "MUX_using_NAND layout" *****
Total errors found: 0

saving rep dash/MUX_using_NAND/extracted
Getting layout proper bagGetting layout proper bag
```

LVS

