



Lab 5

Design a Two Input NAND Gate


Schematic



Layout



DRC



LVS

