

*	Finite estate Machine (Pq 302)
•	Finite state Machine (Pg 302) FSM: *A machine system that goes through a finite/fixed no. of states.
	Lates.
	* It has a fined no. of i/p ofp combinations
•	Typical uses -> control, monitor, calculate
8.0	
	FSM is a way of designing circuits.
- F	
•	Sequential circuits: Counters
	Sequential eincuits: Counters System Traffic Lights
	digital lock
**	





library entity MOORE FBM is port (a, clock: in bit; z: out stollogs); end MOORERM; architecture FSM Enemple of MOORE_FSM is

type state-type is (570, 571, 572, 573);

original Moore state: State, type;

begin if clock = of then -- falling edge case Moore state is when STO => ZC=1' if Az'l' then Moore State L= ST2; if A=1' then Moore state 2=573; 2626 of A='O then Morestate <= STI; ~ L= ST3; end if;

		Page No.:	youva
		Date:	Aggan
	when 573 =>		
	Z <= 1';		
	of A = 1' the		
	Moore state <= STO;		e East
•	end of;		
~	end case;		
	end process; end FSM Enample;		
	end FSM Enample:		
\Rightarrow	Mealy FSM (PO 310)		
-	Mealy FSM (Pg 310) of p & & (i/p, present state)		
3	The fireson state	×	
	O 1 - Input A		
	170 173		
	510		
	nent date of		
	present		
	state	and the second s	5
		and the state of t	
Q	@ Draw the state transition diagram for	above.	
	U		
*	MDL Code:		
	likrary.		
	nee		
	atily Meal FSM :		
	north chali: Lit.		
	pour a, cook in on,		
	entity Mealy-FSM is port (a, clock: in bit; 2: out std-logie); end Mealy-FSM;		
	ing may si		

architecture FSM en of Mealy FSM is type Mealy Type is (570, 571, 572, 573); signel Potate, Notate: Mealy Type; SEQ Part: process (clock) if clock = 0' ther -- palling edge Postate <= Nostate; end it; end process SER Part; COMBPart: Process (P-state A) begin care Estate is when 570 => of A='1' then Z <= 11; N-state <= ST3; Z<=`6'; end if; when STI => 1 A=1' then Z<='0'; Nortat <= 570; Z<=1/; end if; when 572 => if A=O' then Z <= '0' else 2(2), NSTate <2 ST13 ed if;

when ST3 => > 2<=0; if A = o' they Notate <= ST2; N-state <= ST 1; end it; end cest; end process comprant; Coding By Styles for VHDE FSM 1) Lingle process -> Normal VHDL code Double process -> Seperate processes for sequential & combinational 3) Triple process -> 1 Sequential 20 2 combinational processes. * Example: Washing Machine States: Wash, Rinse, Dry Intermetiate actions: Begin timer, fill water, drain water,

Washer- Dryer of Begin timer 9/ps: coin if Till water Drain then rofill Times of 30 min Drain completely Wetness Indicator 1 Write NHDL coole for the above system. * Example: Turnstile Locked Unlocks the turnstile Coin Unlocked Doched Nothing, Tou are tocked Unlocked My behed Nothing, You have wasted a coin Coin Unlocked Puzh Locked When you have pushed through locks the turnstile.