4) Down Counter
Lecture - 10
Lecture - 10 Dataflow Modeling (Chapter 5, Pg. 123) * concurrent signal assignment * all statements are executed simultaneously.
* concerrent signal assignment
* all statements are executed simultaneously.
De Dehavioral style of modeling, sentences were executed based on SENSITIVITY 1757. So
executed based on SENSITIVITY 1751. So
what is the equivalent in data flow style of modeling
- Concurrent signal assignment statements are
executed whenever an event occurs on a signal
used in their empression.
* En: OR Gate
library ieee;
we seet so togic (164 all;
entity OR-G is
portla, b: in bit;
y: out bil);
architecture of of ORG is
hearing
y <= a or b: -> This assignment gets
and df; enecuted whenever there is
an event on either a' or b
or both!
So a' & b' form the
sensitivity list for this
statement.

Concurrent VS Sequential Signal Assignment

O process (b)

begin

a <= b; ---- a get value of b of T+D

z <= a; --- z get value of a lat T) at T+D end process Darchi

begin

a <= b: --- a gets value of b after event on b

z <= a; --- z get value of a after event on a! and arche * So statements in @ gives sequential execution & seq. assignment BUT statements in O give seg, execution but the assignment is not segmential. X A Do Do Z an begin

ZC= not C; Concurrent statements.

CC= not B; Will give same of p even

B CZ not A; If you wham the sequence.

and

* Recap: Concurrent vs Sequentist Assignment. * Multiple Drivers (Pg. 30) I What happens when there are more then I signal architecture DF of Multiple Driver is Z = A and B after 10 ns. } Breakings * Wer defined Resolution Function * architecture DFI of Dummy is Z <= 1 after 2ns, 0 after 5 s, 1' after 10ns; Z <= 0' after 4ns, 1' after 5ns, 0' after 20ng Z=1' afterious, 0' after 2003; end DF Driver 1 @ 10m 0 @ 5mg 1@ 2mg Resolution Zeingle value Driver 2 0 @ 20mg 1 @ 5mg 0@ 4mg Driver 3 0@20mg 1@10mg

Assignment: D Digital Clock
(2) Calculator with provision to t,-, x, 1
3 Square root
4 Fibonacci Series
5 Factorial
6 A no. prime or not ?
* Resolution Function
* It can be a user defined function
* It can perform any function like notred- and,
wired-OR, count the no. of events, etc.
* Example:
function WIREDOR (inputs: bit vector) return bit is
begin
for j in inputs'range
loop
of (inputs(j) = 1' then
neturn 1';
end it;
end loop;
return 0';
end WIRED-OR;