


## ★ Test Bench

\* A test bench is a model that is used to exercise & verify the correctness of a h/w model

\* Test bench:

- 1) Generate stimulus
- 2) Apply this stimulus to the entity under test
- 3) Compare o/p responses with expected values.





\* A typical TB format:

```
entity TB is  
end
```

```
architecture TB_BEH of TB is  
    component entity_under_test  
        port(                );  
    end component;
```

```
begin
```

```
-- generate waveforms using behavioural style
```

```
-- apply to entity_under_test as:
```

```
EUT: entity_under_test port map(port-association);
```

```
-- monitor values & compare with expected values
```

```
end TB_BEH;
```

## ★ Waveform Generation

- ① Create waveforms & apply at certain discrete time intervals.
- ② Generate stimulus based on the state of the entity i.e. based on the o/p responses of the entity.

\* Ex:

i) Reset <= '0', '1' after 100ns, '0' after 180ns, '1' after 210ns;

ii) Infinite loop waveform

```
process
```

```
    clk1 <= '1' after 5ns, '0' after 10ns, '1' after 20ns, '0' after 25ns;  
    wait for 30ns;
```

```
end process;
```



\* Test bench example : Full Adder

library ieee;

use ieee.std\_logic-1164.all;

entity TB\_FA is

end TB\_FA;

architecture beh of TB\_FA is

component full-adder

port (a, b, cin: in std\_logic;

s, cout: out std\_logic);

end full-adder;

signal a, b, c: std\_logic := '0';

signal cout, s: std\_logic;

begin

UUT: full-adder port map (a => a, b, c => cin, s, cout);

stim\_process: process

begin

wait for 10ns;

a <= '1';

b <= '0';

cin <= '0';

wait for 10ns;

→

-- write few conditions

end process;

end beh;