* Configuration (Pg. 159)

* Equivalent to MACRO of C' language. * Example: Nip AND gate. entity AND Nip is generic (N: Natural); port (A: in bit vector (1 to N); 2: out bit;

end AND-N-ip;

ar
begin

process (A)

veriable AND out: bit; ANDOUT := 1'; for Kin I to N enit when AND-OUT = 0; end loop; 2C= ANDOUT; end process; X A generic declarges a constant object of mode IN (i.e. seed only) & can be used in the entity declaration to its corresponding arch-bodies beneric's nature can be specified in 1) Eatity declarate 2 Compon of b 3 Configurate specification 9) Configurata. dedouation.

Dentity NAND-G is

generic (M:integer:= 2) Entity declaration end NAND-G; 2 Component declaration comporat ARD N-ip generic (N: netwal:=5) end compo end arch; (3) Component Instantiation

archi

component NAND-G

generic (M: integer)

port(

and NAND-G;

begin N1: NAND G generic map (6) port map (3)

N2: NAND G generic map (M=> 10) port map (3)

DAI: AND N-ip generic map (N=> 2) port map (3) N=2 over rides N=5

* Configuration (Pg. 163) Entity Arch? Arch? Arch?
BEH DP SER * Configuration can be used to bind an architecture body to its entity declaration. * Example:

| Specification | Specification | Standard entity far is

part (9, b, cin

And 43

from, carry:

And 52

Carry

And 54

And 52

Carry

And component XOR2 Compo ANDZ -- Now binding for XI, X2: X0R for A3: AND2 work. XOR2 (XOR2BEH); part map (MSB >> AI, MS_Z >> Z, MS_A => AO);

for all: OR2
use entity CMOS_LJB.OR2 CMOS (OR2STR);
1 4
for others: AND2
use entity work. A-Gate (A-Gate_Body);
use entity work. A. Gate (A. Gate_Body); port map (AO, AI, Z);
original 51, 32 83 84. 55: Bit.
orignal 51, 52, 83, 84, 55: 67; begin
XI: XOR2 port map (A,B,SI);
Χ2:
A1:
A2:
A3:
0 :
02:
end FA STR;

. .

& Configuration Declaration (Pg. 171) Do Why to use this? Configuration specification have to appear in the architecture body. Therefore to change the brinding, it is necessary to change the architecture Configuration De claration is a sperete design unit written outside the architecture body & does the same of job as configuration specification. Start Configuration De claration is written at after the go end of architecture body. > I think its a separate file. * Example: entity full-adder is eachi-- FA_STR end one, FA_STR;

- main entity name configuration FA_CON of Full-adder is for FA_STR > main architecture name use workall; for AI, AZ, AS: AND 2 use entity CMOS_LTB. BIGAND2 (ANDESTR); end for; for others: OR2 - we default OR vhol from work lib. end for; for all: XORZ use configuration work (XOR2(ON) Courter config. file end for; end for; that exists in end FA_CON; work lib * Practice Enauples 3 SEQ)