
\* Conversion Function (Pg. 176) \* Need: To resolve data type mismatch problem i-e port type of entity & port type of component stollegie stollegie component COUNTER

port (dr: mont bitierlos (3 dorento 0); dk, rest: in bit;
par: out bit); entity COUNTER is
port (a: mont stollogic vertor & downto d). dock, reset: in stollogic;
parity: out stollogic;
evel counter; \* Solution: Do the following & in configuration for all: COUNTER we entity work. COUNTER part map (TO-BIT-VECTOR (Q) => TO\_STD\_LOGIC\_VECTOR (dx), reset => 70\_STD\_LOGI((db), 76\_B17 (parity) => par);



Direct Instantiation (Pg. 178) \* Alternative to Configuration Specification & Configuration Declaration \* Example: Full Adder using Half Adder entity full-adder is portla, b, cin cont, kun signal 61, (1, (2: bit; MAI: entity work. MA(STR) port map (A, B, S1, (4);

MA2: entity work. MA(STR) port map (S1, cir, sum, (2);

O1: configuration work. OR2CON port map(e1, c2, cont); Note: No compo dedaration recessary/possible.