


★ Conditional Signal Assignment (Pg. 134)

* Example:




$z \leftarrow a$ when $s_0 = '0'$ and $s_1 = '0'$ else
 b when $s_0 = '1'$ and $s_1 = '0'$ else
 c when $s_0 = '0'$ and $s_1 = '1'$ else
 d ;

* Write

★ Selected Signal Assignment (Pg. 135)

* Example:



with s select

$z \leftarrow a$ when "00",
 b when "01",
 c when "10",
 d when others;

★ Encoder using "when else" & "with select"

★ Decoder using "when else" & "with select".

★ Unaffected:


$flag \leftarrow '1'$ when $strobe = '0'$ else
 unaffected;

Equivalent to "null" statement.

* Structural Modeling

* coding is done blockwise

* Eg: Full adder using Half adder



* Write code for OR-gate.vhd

* Write code for halfadder.vhd

fulladder.vhd

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity fulladder is
```

```
    port (A, B, C: in bit;
```

```
          sum, carry: out bit);
```

```
end fulladder;
```

```
architecture structural of fulladder is
```

```
    signal c1, s1, c2: bit;
```

```
    begin component OR-gate
```

```
        port (x, y: in bit;
```

```
              z: out bit);
```

```
    end component
```

```
    component half-adder
```

```
        port (a, b: in bit;
```

```
              s, c: out bit);
```

```
    end component
```



begin

H1: half-adder ($a \Rightarrow A, b \Rightarrow B, c1 \Rightarrow C, s1 \Rightarrow S$);

H2: half-adder ($a \Rightarrow s1, b \Rightarrow C, c \Rightarrow C2, s \Rightarrow sum$);

O1: OR gate ($x \Rightarrow C1, y \Rightarrow C2, z \Rightarrow carry$);

end structural;



★ 4 bit binary adder using full-adder. vhd

★ Carry look ahead adder

★ 4 bit counter using flip flop

★ 4 bit shift register using flip flop.