Verilog Lecture 1: Introduction to Hardware Modeling Reference: NPTEL lecture by Prof. Indianil Sergupta
from IIT Kharagpur. \* Verilog is a language with which one ear The behaviour / functionality / structure of a \* VLSI Design Flow

· Specification

· Synthesis · Layout · Testability analysis \* Computer dided Design ((AD) Tools · MDL provides formats for representing the ofps of various design steps

· A CAD tool will generate a more detailed - behavioural level to register transfer level

- register transfer level to gate level

- gate level to transister level

- to \* HDL - I) VHDI 2) Verilog 3) System C 4) System Verilog

