Chapter. 4

**Behavioral Modeling \$\frac{1}{128.7} (\frac{1}{12}.87) * Entity Declaration * systan: entity entity-name is generic (list of generics & their types);
part (list of interfacing port names & their types);
end entity-name; * Architecture Body (Pg. 89) * Syntan: * Syntan: architecture archanne of entity-name is architecture item de claration; begin concurrent statements, these can be: Block statement concurrent procedure-call-statement generate statement end architecture architecture name; * Process Statement (Pg. 91)

* Syntan: process label: process (sensitivity list)

process-items_declaration;

begin

segnetial statements; end proces proces label;

& Example library ieee; we icce std-logic_1164.all; cutity logicalities port (A,B,C,D: in bit; Z: out but); end logicalet; architecture seq. of logicalit is process (A,B, (,D) variable Templ, Temp2: bit; begin'
Templ:= A and B:

and D: Temp 2:= Cand D; Templ:= Templ or Temp 2; Z <= not Templ; end process; end seg; Enample: NAND gate (Take his later)
architectme arch of NANDgate is
begin nanggate: proces (q, 6) begin if a= 1' and b=1' then 2(2)¹;

end process nandgate; D'Example: AKTS gate

phorces (a, b)

begin

y C= a and b;

end process OR get e Lecture-4
process (sensitivity list) * Variable Augument Statement (Pg. 92 * variables gre declared & used winde process, * Example: process (A) variable events on A: integer:= -1 events on A := events on A +1; end process

* signal Assignment Statement (Pg. 93)

* signals are concurrent as well sequential * organel assignment can appear within or outside & * Example: counter = counter + "0010"; -- assign after deltacky per <= par xor din after 12ns; Z <= (Ao and A1) or (BO or B1) after 6ns;