





	*	PAL is the real architecture of PLD.								
w. men.										
w.yazar	*	PAL: 1) programmable AND								
w. Merch		PAL: 1) programmable AND 2) fined OR								
wyme's		3) dedicated product terms for outputs.								
- JAMES										
No Charles		DORN - l. +	Dect							
and particular		PROM: fined	10 3							
with the same			AND	OR						
w per v.		PROM	bried (F)	programmable						
and page of a			0' -	(P)						
and the second		PLA	ρ	P		+				
w. parto.										
wipair.		PAL	ρ	F	→ = CPLD	•				
wipmid.						-				
winning.				1	1	-				
wignist.	10			1 0	0.01					
wind.	A									
williad.		Texas Instruments This is a practical enample of SPID.								
windt) 'lhy	is a p	ractical eno	ungle of SPLD.					

* Li.	uitation of	CPID: 0	Large no.	owitches are	required					
			Couplen de							
		3	Many grow	duct term are	raxely used					
			but dill	duct term are a AND gate i	Morated					
		•		give e						
& C	PLD NS	FPGA	:							
T.	a to a			roca						
	eature		PLD	FRGA	-101					
	y'C		D-OR	MUX/LUT						
	ister to logic!		nall (low m/m)	large						
3) Tin	ning	81	nple	complex	-					
4) Arc	lifecture vario		nall	large						
5) Prog	raming tool	hudogy)	lash	auti-fuse						
6) G	nacety		σK		logic cells +					
/ /	/			Jew MB R						
			4.	Jew RIB A	771 (
X 50	06.0	,	2							
≠ F(A A O	A > A.	1 0 1					
H	ASIC -> Built from scratch, large cost & time, high design cost (NRE: Non recurring expenditure).									
		Lost (NRE: 1	Son recurring	expenditure):						
MPGA (Mask Programmable Gate Array)										
MPGA (Mask Programmable Gate Array) Array of transistors Interconnections are made in during fabrication & cannot be aftered on "FIELD"										
> Internactions are made in during California										
be altered as "FIFID"										
	100	mined on	1 7	•						
C/	2 00 0	11	terconnect	ons						
FGPA Programmeble fon field. > Avray of logic resources										
	C> X	way of logi	ic resources		/					
					i					

* Logic Resources: LUT (similar to CPLD concept) Multipleaers Ceates * Programmable Juter connections: SRAM Flash transistor Anti-Fuse (opp. of a fuse) (make connectuly applying voltage) * Special Resources: PLL/DLL, RAMS, FI FOS

Relay Locked Loop * Memory Controllers & Network Interfaces, Processors (in complex FPGAS) * Commercial FPGA (main manufactorers · Xslinx - spartan-3, - V- - 6 : Low ost FPGA - Vertea-h - o 5 - v 6 : complex FBrA (previous gen)
- Artia-7, Kintex-7, Virtex-7, Zyng: - o current generale · Altera - Cylone, - I II, IV, I : Low cost
- Arrig II, V: 3 Complex versions
- Strater II, IV, II:

