\* Test Berch \* A test bench is a model that is used to exercise To verify the correctness of a h/w model \* Test beach: 1) Concrete stimulus 2) Apply this stimulus to the entity under test 3) Compare of proponces with expected values. Test Bench

\* A typicat TB format: emponent entity under test

port ( ); end component; -- generate waveforms using behavioural style -- apply to entity under test as:

EUT: entity under test part map (port-association);

-- monister values & compare with expected values end TBBEH; D'Greate ware forms to apply at certain discrete time Q become timely based on the state of the entity i.e. based on the of nexponder of the entity. 1) Reset <= 0, i' after 100ms, 0' after 180ms, 1' after 210ms; i) Infinite loop wave form elk I <= 'U' after 5 ns; 1' after 10 ns, U' after 20 ns, O'after 25 ns; wait for 30 m; end process;

\* Test bench example: Full Adder library ieee;
use ieee std-logic 1164-all; entity BFA is architecture beh of TBFA is component, full-adder port (a, b, cin in std logic) s, cont: out std logic); end full-adder; orgnel a, b, c: etd-logic:='0'; orgnel cout, s: etd-logic; UUT: full-adder part maple so a, b, cont dimprocess: process wait for 10 m; (Gin <= 0; wait for low; -- write few conditions end process; end beh;