


* Multiple Processes (Pg. 118)

- * "Process" statement is concurrent
- * Multiple "Process" statements possible inside a single architecture
- * These processes can be interactive with each other.

* Example: Two interacting processes: RX & MP
(Receiver) (MP)



```
library ieee;
use ieee.std_logic_1164.all;
entity interacting_process is
    port (serial_in, clk: in bit;
          parallel_out: out bitvector (0 to 7));
end interacting_process;
architecture two_procs of interacting_proc is
    signal ready, ack: bit;
    signal data: bitvector (0 to 7);
begin
```

```
    RX: process {
    begin
```

```
        read_word(serial_in, clk); -- it's a procedure
        ready <= '1'; -- that reads serial data on
        wait until ack = '1'; -- every clock pulse & convert
        ready <= '0'; -- it to a parallel data
        wait for 40ns; -- in signal DATA
    end process RX; -- It takes 10ns to do this
```

MP: process

begin

wait for 25ns;

parallel_out <= data;

ack <= '1', '0' after 25ns;


wait until ready = '1';

end process MP;

end two-pro;

* Examples

① D flip-flop



logic part
process (clk)
begin

if (clk = '1') then


$q \leq d$;
 wait for one;
 $qbar \leq \text{not } (q)$;

end if;

end process;

→ wait & sensi should
not appear simultaneously.

② ~~*~~ JK Flip Flop:



logic part:

process (clk)


process (clk)
if (clk'event and clk='1') then

if $(J=0$ and $K=0)$

and if;

and if,

③ Counter



Not sure sec. ad logic #unsigred. all;

→ variable temp; bit vector (3 down to 0);

if: $\text{clr} = 1$

```
temp := "0000";
```

else if (

$$\text{temp} := \text{temp} + 1;$$

and $\frac{1}{q} \leq \text{temp}$;