* Concurrent statements can be replicated a predetermined

no. Of times using "for-generate".


* Concurrent statements can be conditionally elaborated using

"if-generate" statement. * Coverate Statements * Eg: Full Adder using for-generate library ieee; use ieec. std-logic_1164.all; entity Binadder is port (A,B: in bit vector (3 downto 0); Cin; in bit; mu: out bit vertor & downto 0); Cost out bit); end Branadder; component fa

part (a, b, c: in bit; cout, sum: out bit);

end component fa;

signal ear: bit vector (4 doronto 0);



architecture if gen of counter4 is part (D, clk: in bit; Que: out bit); OK: for K in 0 to 3 generate GKO: 17 K = 0 generate DFFI: DFF portnap (count, clock, Q(K)); end generate GKO; GK13: if K>6 generate DFF]: DFF port map (Q(K-1), clock, Q(K), end generate GK/3;

end generate GK;