

## \* Generate Statements

- \* Concurrent statements can be replicated a predetermined no. of times using "for-generate".
- \* Concurrent statements can be conditionally elaborated using "if-generate" statement.

\* Eg: <sup>4 Bit Bin Adder</sup> ~~Full Adder~~ using "for-generate"

① library ieee;  
use ieee.std\_logic-1164.all;

entity Bin\_adder is  
port (A, B: in bit\_vector (3 downto 0);  
Cin: in bit;  
sum: out bit\_vector (3 downto 0);  
Cout: out bit);  
end Bin\_adder;

architecture forgen of Bin\_adder is  
component fa

port (a, b, c: in bit; cout, sum: out bit);  
end component fa;  
signal car: bit\_vector (4 downto 0);

begin

car(0) <= Cin;


GK: for K in 3 downto 0 generate

FAL: fa part map (car(k), a(k), b(k), car(k+1), sum(k));

end generate GK;


count <= car(4);

end for gen;



② If Generate statement

\* Eg



library ieee;

~~entity~~ use ieee.std\_logic-1164.all

entity counter4 is

port (count, clock: in bit; Q: buffer bit\_vector (0 to 3));

end counter4;

architecture if-gen of counter4 is  
component DFF

port (D, clk: in bit; Q: out bit);  
end DFF;

begin

GK: for K in 0 to 3 generate

GK0: if K = 0 generate

DFF1: DFF port map (count, clock, Q(K));

~~end~~ end generate GK0;

GK1\_3: if K > 0 generate

DFF2: DFF port map (Q(K-1), clock, Q(K));

end generate GK1\_3;

end generate GK;

end if-gen;