* Example:

Leguinalent to if else.

Leguinalent to if else.

Leguinalent to if else.

Leguinalent to if else. Z <= a when so=0' and s1=0' else b' when so = 1' and s1 = 0' else e when soio' and si= 1'else X Write * Example:

9 4:1

Selected Signal Assignment (Pg. 135)

* Example:

9 4:1

7 Mux

Shi) s(0) with a select 2 <= a when "00", b when "01", e when 10", I when others; * Encoder using "when else" & with select".

**Decoder using "when else" & with select". * Unaffected:
flag <= 1' when strobe = 0' else Equipalent to "null" statement.

& Structural Modeling * cooling is done blockwise * Eg: Full adder using Half adder * Write code for OR-late-vhal 7.5-+ Write coole for half adder who 1-14-5 full adder . who library icee; use jeee.stol rogic-1164.ell; entity full-adder is port (A, B, E: in bit; hun, carry: out bit); end full adder architecture structural of folladders - Augral e1, 81, (2: bit; begin component OR late port (x, y: in bit; z: out (it); end component component half-adder part (a, b: in bit; s, (: out bit); end component

H1: halfadder (a ⇒ A, 3 → B , C1 => C, 81 => S); M2: helf-adder (a >> s1, b >> C, c >> c2, s >> sum); 01. OR late (n=> (1, y=> (2, z=> caray); end structural; MR RDY

A SI ck_____clock DIN _____ Ctal A 4 bit binary adder using full-adder who * Carry look ahead adder # 4 bit counter using flipflip # 4 bit shift register using flipflop.