Lecture - 15
* Recap: Blocking & Non-Blocking Assignments
* Test Bench
· It is a procedural block that executes only once.
test bench generates clock, reset & required test vectors for a given DESIGN UNDER. TEST (DUT)
test vectors for a given DESIGN UNDER.
TEST (DUT)
Inputs to outputs of the DUT should be connected to the the testbench.
connected to the \$ textbench.
· Test beuch wer initial" block that executes
only ones.
· Text bench can also use "always" block to
· Test bench can also use "always" block to generate some test signal like a chek signal
Teet beuch
Stimuly DUT Monitor
V21 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
* Now to write a test bench!
* create a dummy template
· de clare inputs to the DUT as "reg" &
outputs as wire.
instanatiate the DUT
* initialize & monitor
· resign some known values to the DUT inputs -
· monitor the DUT outputs for functional -
verification
* text beuch can include various SIMYLATOR
DIRECTIVES like & diplay, Amonitor, &dumpfile, Stonish, -
Scanned with CamScanner

* Simulator Directives
* I display: used to print immediate values of text
* Adisplay: used to print immediate values of text or variable to stolout nyntax is vory similar to "print!" of "?.
· syntax is voy similar to "print!" of C.
- x &monitor: similar to Adiplay gas but does not
print immediately prints the value whenever the value changes i.e. event-driver
prints the value whenever the
value changes i.e. event-driver
_ * Bolisplay example
* Sdieplay example Sdieplay ("1.b, 1.d 1.h", a,b,c);
rega; integer b; reg[7:0]c;
the state of the s
* Smonitor example Smonitor ("1.d 1/b 1/b", Itime, a, b)
Pinonico (A A A A A A A A A A A A A A A A A A
present simulation reg a, b;
time
* & finish: terminates the simulation process · Example: # 100 \$ finish; //whenever I time ≥ 100, stop
·Example: # 100 \$ finish; / whenever I time ≥ 100, stop
the simulation
* Adumpfile (filename);
specifies the file that will be used to store
t- variables
file extension is ved (Value Change Drump)
7
W.
H-



