What is VKDL9 · VMSIC: Very Migh Speed Jotegrated Circuits
· VMDL= VMSIC MDL · MDL = Hardware Description Language Q Why HDL, a language being taught to ECE & » HDL has the power to capture descriptions of most complex chips to a complete electronic system. * 1981: Under VHSIC prog., many US companies were involved in designing VHSIC chips for the department of defense (DoD) · Each company was using a different way to expressent their design & cht. * 1983: 1BM, TI & Intermetries were awarded contract by DOD to develop a HDL * 1985: Version 7.2 of VHDL was made public * 1986: NDL standardization was given by IEEE & Capabilities * Enchange medinar between chip vendore & CAD users. * Hierarchy: Simplifies modelling (Ant-blocks can be created) * Top down / Bottom up approach * MDL is not technology specific i.e. a MDL code can be implemented on 28 nm, I know set technology

* Supports both synchronous & asynchronous timing modulos

* Over marke * Open sourse * 3 style: Structural, data flow & behaviourel * Supports test beather x Vataral language

A Hardware Abstraction enternalview Outer bon -> ENTITY Juner Description - ARCHITECTURE & Definitions * Entity: A km abstraction of a digital systems ducktestare: * Describing an Entity: i) Entity declaration > Enternal view of the entity
ii) Architecture body -> Juternal description of the entity III) Configuration declaration ir) Package declaration v) Package body

VHDL is a case sensitive! * One outity can have many architectures Lecture-2 A Enample: Half Adder library jecc:
we seec. stat logic 1164 all; entity half-adder is

port (A,B: in bit;

sum, carry: out bit);

end half-adder; DEnample: 2:4 Decoder

entity decoder24 is port (a, b, EN: in bit; w, x,y, z: out bit); end decoder 2-4; * Architecture Body (Pg. 34) * Internal details of an entity are specified here * 3 Styles of modelling: i) Structural: A set of interconnected components
ii) Dataflow: A set of concurrent assignment
iii) Behavioural: A set of sequential statements * We will start with Behavioural get style of modeling. Lecture - 3 * Basic Language Elements (Pg. 53) Data Objects (Rg. 55)

A data object & holds a value of a specified

type. It is created by means of an object declaration * Classification of Data Objects 1) Constant => constant rise time := 10 ms; 2) Nariable => variable sun integer range 0 \$100:=19: 3) Signal => signal gate delay: time:= 10ms.
4) File => file dile-name: file-type-name [open mode] is string-empression; * Data Types (g. 59) O Enumeration: Set of user defined values: type MUL is ("," o', 1', Z'); type MicroOP is (LOAD, STORE, ADD, SUB, MUL, DIV; subtype Drith OP is Micro-OP range ADD to DIN;