


★ Conversion Function (Pg. 176)

* Need: To resolve data type mismatch problem i.e.
port type of entity \neq port type of component

Ex:



Ex:

component COUNTER

port (ctr: inout bit_vector (3 downto 0);

clk, rst: in bit;

par: out bit);

end component

&

entity COUNTER is

port (Q: inout std_logic_vector (3 downto 0);

clock, reset: in std_logic;

parity: out std_logic);

end ~~component~~ COUNTER;

* Solution: Do the following & in configuration specification

* Ex:-


for all: COUNTER use entity work.COUNTER

port map (TO_BIT_VECTOR(Q) => TO_STD_LOGIC_VECTOR(ctr),


clock => TO_STD_LOGIC(clk),

~~reset~~ => TO_STD_LOGIC(~~reset~~),

TO_BIT (parity) => par);



★ Write a conversion function for FA using HA



* Direct Instantiation (Pg. 178)

* Alternative to Configuration Specification & Configuration Declaration

* Example: Full Adder using Half Adder

entity full-adder is

port (a, b, cin

out, sum

end

;

as

signal s1, c1, c2: bit;

begin

HA1: entity work.HA(STR) port map (A, B, s1, c1);

HA2: entity work.HA(STR) port map (s1, cin, sum, c2);

O1: configuration work.OR2CON port map (c1, c2, out);

end

Note: No compo. declaration necessary / possible.