

Lecture - 4
& Recap: Register Data Types
reg at in the order
integer At mittel de liter
real
-> time
· Vectors : it also all 2 : almoso &
· Multidinensional Arrays & Memories
· Constant values
· Parameters (Equinalent to #define)
(lab, lab, abold on A
* Predefined later in Verilog
· Verilog supports 4 logic values: 0, 1, X, Z
AND OR NOT XOR AND There is larger to the test of
injust nont may be connected to NET on REGISCIER
* Laboratory Assignment (To be submitted via mail)
* Write verilog codes to verify of the following:
1 Da x 1 x
o 8 x sarold Z below o n what so I I former x 8 0
1820 x 1120 ==
0.18.Z. 0.1 Zhour 0.1 Z. 1
(#5 man time recipied on time note.)
& List of Primitive Gates
and & (out, in1, in2); bufif! be(out, in, etrl);
nand a (out, in 1, in 2); the
or G(out, in), in2); in out
nor a (out, in1, in2);
xor & (out, in1, in2);
xnor-le (out, in), in)
not li (out, in); in out is out = Z
but le (out, in);
C. O PW C. T John Trans





6) Explicit Association
Parameters can be in arbitary order. Neve,
chance of everor is also less.
Eg: (kakusma 20) = 1=
module MI ()
M2 DUT (41(4), A1(A), C1(c), Z1(2), B1(B));
endwodule
and the second s
& Hardware Modeling Jesues
* In terms of h/w realization, the computed value
can be assigned to:
- a write
- a flip-flop (edge triggered storage cell) - a latch (level triggered storage cell)
- a latch (level triggered storage cell)
* Il variable in verilog can either be a NET or
a REGISTER.
- REGISTER maps either to a wife or a storage
- REGISTER maps either to a wire or a storage
celle voit rissesse tonotte de
the commenters of M2 and that on raint

