
Lecture - 2: Design Representation
* Three design representations i) Behavioral -> Programs, Specifications, Truth table ii) Structural -> Getes, adders, regreters iii) Physical -> Transistors/layouts, cells, chips/boards
* Behavioral example: full adder
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
module carry (5, Cy, A, B, C);
output 5, Cy;
assign S = A ^ B ^ C; assign Cy = (A & B) (B & C) (A & C); endmodule
Man a war in
* Structural example: 4 bit binary adder module add4 (s, cy4, cy in, x, y); input [3:0] x, y;
input ly-in;
output cy4;
wire [2:0] yout; add BO (cyout[0], s[0], x[0], y[0], cyin);
add BI
add B2 (
add B3(
endmodule;



Assign Statement
· assign statement represents "continuous assignment" i.e.
INS gets updated whenever expression on RHS changes
assign variable = expression;
146 et la a "not" ture rosiable
· LHS must be a "net" type variable
· RHS can be a "negister" type or "net" type
· A module can contain any no. of assign statements.
A D - T - Walla :- Walla :-
* Data Types in Verilog
A variable in verilog belongs to one of the two
data types:
a) NET
· must be continuously driven
· cannot be used to store a value
· used to model connectione between continuous
assignments & instantiations
and a condition of the
B) REGISTER
e retains the last value assigned to it
· Often used to represent storage elements
· Often used to represent storage elements · default value is X'.
it by a strong of strong of strong
· By default, net are 1 bit values & with value as z'ie high impedance state.
as z'ie- high impedence state.
· Data types supported in NET: - wire, wor, wond, trii; supply0, supply1, etc.
- wire war ward, trii supply, supply, etc.
· Verilog supports 0, 1, X & Z
appens , , , ,

