




Sequential Circuits

Defn: A circuit in which present output depends not only on present i/p's but also on prev. data is called Seq logic Circuit.

Memory cell: Basic Binary/Digital memory ckt is called Flipflop. It has 2 stable states, also called Bistable Multivibrator.


* To store "n" bit data, we require "n" flipflops.



Latch or Lock

→ No triggering

SR Flipflop



* Output Expression

$$Q_{n+1} = S + \bar{R} \cdot Q_n \quad (4)$$





* Function Table

S	R	Q_{n+1}
0	0	Q_n [No change]
0	1	0 [Reset]
1	0	1 [Set]
1	1	ϕ [Invalid]


* Excitation table or Transition Table

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Triggering



JK Flipflop



* Output Expression

$$Q_{n+1} = J \bar{Q}_n + \bar{K} Q_n \quad (3)$$


* Function Table

J	K	Q_{n+1}
0	0	Q_n }
0	1	0 }
1	0	1 }
1	1	\bar{Q}_n [Complement State]

* Excitation Table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

* T-Flipflop :



Toggle

* Output Expression :

$$Q_{n+1} = T \oplus Q_n \rightarrow \textcircled{2}$$


* Function Table :

T	Q_{n+1}
0	Q_n [No change]
1	\bar{Q}_n [Complement]

* Excitation Table :

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

* D Flipflop : (Buffer)



Delay

Transparent

* Output Exp :

$$D = Q_{n+1} \rightarrow \textcircled{1}$$

* Funⁿ table :

D	Q_{n+1}
0	0
1	1

* Excitation table :


Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

* Conversion of one flipflop to another :

Step 1 : Write given FF of expression

Step 2 : Write expression from circuit

Step 3 : Obtain expression for the input of given FF and realise them.



* RACE Around Conditions :

Note :

Racing is uncontrolled of where or toggling is controlled of.

During one clock period output should change only one time but in JK flipflop when $J=1$, $K=1$ and if the clock pulse width is more, then the o/p continuously keep on changing [toggles (or) racing] 0 to 1 and 1 to 0. This is called as RACE Around Condition.

RAC occurs in any FF if the following condition satisfies


1. If the FFs are operated in level triggering
2. If $t_{pd} < T_{clk}$ on
3. If the FFs are operated in Toggle mode.

If the above 3 conditions satisfies simultaneously then there is a continuous race in the output of the FF between 0 and 1 to reach the next state, who will be the winner of the race is not certain, then depends on t_{pd} and (T_{clk}) on.

* Condition to avoid RAC is

1. $t_{pd} < t_{pd} < T_{clock}$
2. Using Master-Slave
3. Using edge-Triggered.


Master-Slave Flip Flop:



1. Master is connected using JK flip-flop whereas slave is constructed using SR flip-flop.
2. Master connected with clock whereas slave is connected with inverted clock.
3. When master is Enabled [functional] then slave is disabled when slave is enabled then master is disabled. Slave copies action of master.
4. Master, slave outputs never change at the same time.
5. It is used to store only one bit of data.

Registers


- Group of flip-flops are called as Registers.
- n-bit Register consists of n flip-flops and used to store n-bit data.



SISO

- * SISO configuration has
Only - 1 - input
1 - output


- * For SISO configuration
for storing = (n) CP
for retrieving = (n-1) CP
Total no of clock pulse = (2n-1)



SIPO

- * SIPO confⁿ only
1 - input
4 - output


- * For storing = (n) CP
For retrieving = 0 CP
Total no of CP = n



PIPO

- * PIPO confⁿ only
4 - i/p
4 - o/p

- for storing = 1 CP
for retrieving = 0 CP
Total CP = 1



PISO







- * PISO confⁿ only
4 - i/p
1 - o/p

- for storing = 1 CP
for retrieving = (n-1) CP
Total CP = n


Shift Registers

A register in which shifting of data is possible in one or both direction is called as Shift register.

Types of Shift Reg:



Q. The initial contents of the 4-bit serial-in-parallel-out, right-shift, shift register shown in fig



$$SI = \text{Serial In} = Q_1 \oplus Q_0$$

After 3 clock pulses, the contents of the shift reg will be

- (a) 0110 (b) 0101 ~~(c) 1010~~ (d) 1011

Q_3	Q_2	$Q_1 \oplus Q_0$
0	0	0
0	1	1
1	0	1
1	1	0

Clock	Serial Input $SI = Q_1 \oplus Q_0$	Q_3	Q_2	Q_1	Q_0
0	-	0	1	1	0
1	1	1	0	1	1
2	0	0	1	0	1
3	1	1	0	1	0

* Counter A counter is a register that goes through a predetermined sequence of states. Any possible output of a counter is known as its state, for a n -bit counter the maximum possible states is 2^n .

* Modulus of a Counter Modulus (MOD) of a counter indicates number of different output states.

In MOD- N counter, Number of different output states = N .

Design eqn of a counter,

$$2^n \geq N$$


$n \rightarrow$ no of flipflops

$$n \geq \log_2 N$$

$N \rightarrow$ MOD no of a counter
or
Number of States

Applications Frequency Division

MOD- N counter is also called as divided by N -counter



Counter

Asynchronous
or
Ripple counter

Synchronous


Ring counter

Johnson counter

Up counter

Down counter

Synchronous counter



1) All FF's o/p changes at the same time.


2) If one FF propagation delay = t_{pd}
 "n" FF propagation delay = t_{pd}

Propagation Delay

$$T_{pd\text{syn}} = T_{FF} + T_{\text{combinational}}$$

$$T_{pd\text{asyn}} = N \times T_{FF} + T_{\text{combinational}}$$

Asynchronous counter



1) Here All FF's o/p changes at different times.

2) If one FF propagation delay = t_{pd}
 then, "n" FF propagation delay = $n \times t_{pd}$

* Frequency in n-bit Asynchronous counter

$$f = \frac{1}{n \times t_{pd}}$$

f = clock frequency
 t_{pd} = Propagation delay of each flip-flop.
 n = number of flip-flops.

Summary

<u>Counter Name</u>	<u>Repeat same state after</u>	<u>MOD (N)</u>	<u>Output Frequency</u> ($f_o = \frac{f_i}{N}$)
1) n-bit Asynchronous [for both up and down]	2^n clock pulses	$N = 2^n$	$f_o = \frac{f_i}{2^n}$
2) n-bit Ring counter	n clock pulses	$N = n$	$f_o = \frac{f_i}{n}$
3) n-bit Johnson counter	$2n$ clock pulses	$N = 2n$	$f_o = \frac{f_i}{2n}$

* Procedure to solve Counter Problems

Step 1: Write the given flip-flop truth table

Step 2: Write the relations from the given circuit

Step 3: Write input & output relation table