

LAB-5

date: 31 february, 2020

Lab Title: Magnitude Comparator

Recorded and Submitted By: Bhesaniya Abhishek

Objective: To write program in VHDL & Verilog both for 4 bit magnitude comparator and test it in DE Soc-1.

Implementation:

- Magnitude comparator is logical circuit which has 2 $n \leq n$ bit input and 3 output.


* VHDL procedure:

- Write a code for 4 bit magnitude comparator.
- As we are dealing with mathematical equations we will need this two library: `use ieee.std_logic_unsigned.all;`
`use ieee.numeric_std.all;`
- For inputs we are using signals this time.
Signal `A[3:0] <= SW[3:0]`
Signal `B[3:0] <= SW[7:4]`
`LED[0]` - Less than output
`LED[1]` - Equal to output
`LED[2]` - Greater than output
- In architecture section we are going to use process and if statements.
- Then pin assignment and compilation and download the code on board.

* Vlog Procedure.

- Enter the Vlog code for magnitude comparator.
- In library input [7:0]sw;
output [2:0]led;
- we are also using reg in this program. reg [3:0] A,B;
reg [2:0] led;
- we are using always and if statement.
- Then pin assignment compilation and then downloading program on board.

Circuit Diagram for magnitude Comparator:



Pin Assignment :

Input / Output Variable	Signal Name	Port Pin no.
SW[0] / A[0]	SW[0]	PIN - AB12
SW[1] / A[1]	SW[1]	PIN - AC12
SW[2] / A[2]	SW[2]	PIN - AF9
SW[3] / A[3]	SW[3]	PIN - AF10
SW[4] / B[0]	SW[5]	PIN - AD12
SW[5] / B[1]	SW[6]	PIN - AE11
SW[6] / B[2]	SW[7]	PIN - AC9
SW[7] / B[3]	SW[8]	PIN - AD10
LED[0]	LEDR[0]	PIN - V16
LED[1]	LEDR[1]	PIN - W16
LED[2]	LEDR[2]	PIN - V17
SLED[0]	HEX0[0]	PIN - AG26
SLED[1]	HEX0[1]	PIN - AE27
SLED[2]	HEX0[2]	PIN - AE28
SLED[3]	HEX0[3]	PIN - AG27
SLED[4]	HEX0[4]	PIN - AF28
SLED[5]	HEX0[5]	PIN - AG28
SLED[6]	HEX0[6]	PIN - AH28
SLED[7]		

Programs

* VHDL Program


Design/Labs/Lab5/abhesaniyalab5 - abhesaniyalab5

g Tools Window Help


abhesaniyalab5.vhd*

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4  use IEEE.numeric_std.ALL;
5
6
7
8  entity abhesaniyalab5 is
9  port(--EN: in std_logic;
10      SW : in std_logic_vector(7 downto 0);
11      LED : out std_logic_vector(2 downto 0);
12      SLED0: out std_logic_vector(6 downto 0)
13  );
14  end abhesaniyalab5;
15
16  architecture magnitudecomparator of abhesaniyalab5 is
17
18      signal A : std_logic_vector(3 downto 0) ;
19      signal B : std_logic_vector(3 downto 0) ;
20      signal GT : std_logic;
21      signal EQ : std_logic;
22      signal LT : std_logic;
23
24  begin
25
26      A <= SW(3 downto 0);
27      B <= SW(7 downto 4);
28
29
30
31      process(A,B)
32      begin
33          if (A = B) then
34              EQ <= '1';
35              LT <= '0';
36              GT <= '0';
37              SLED0 <= "0110000";
38
39          else if(A > B) then
40              EQ <= '0';
41              LT <= '0';
42              GT <= '1';
43              SLED0 <= "0100001";
44
45          else if(A < B) then
46              EQ <= '0';
47              LT <= '1';
48              GT <= '0';
49              SLED0 <= "1110001";
50
51          else
52              EQ <= '0';
53              LT <= '0';
54              GT <= '0';
55              SLED0 <= "1111111";
56
57          end if;
58          end if;
59          end if;
60
61      LED(0) <= LT;
62      LED(1) <= EQ;
63      LED(2) <= GT;
64
65  end process;
66
67  end magnitudecomparator;
```


Output wave form for VHDL



Output wave form for Verilog



Vlog Program :

Design/Labs/Lab55/abhesaniyalab55 - abhesaniyalab55

Tools Window Help

abhesaniyalab55.v

```

1 module abhesaniyalab55 (SW,LED,SLED);
2
3     input [7:0] SW;
4     output [2:0] LED;
5     output [6:0] SLED;
6
7     //assign
8     reg [3:0] A,B;
9     reg [2:0] LED;
10    reg [6:0] SLED;
11
12    always @(A or B)
13    begin
14        //{B,A} = SW;
15        A = SW[3:0];
16        B = SW[7:4];
17
18        if (A < B)
19            LED = 3'b001;
20
21        else if (A > B)
22            LED = 3'b100;
23
24        else if (A == B)
25            LED = 3'b010;
26
27        else
28            LED = 3'b000;
29
30    end
31
32    always @(A or B)
33    begin
34        if (A < B)
35            SLED = 7'b1110001;
36        else if (A > B)
37            SLED = 7'b0100001;
38        else if (A == B)
39            SLED = 7'b0110000;
40        else
41            SLED = 7'b1111111;
42    end
43
44 endmodule

```

Discussion

Running Quartus Prime Analysis & Synthesis

Command: quartus_map --read_settings_files=on --write_settings_files=off abhesaniyalab55 -c abhesaniyalab55

18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your

20030 Parallel compilation is enabled and will use 6 of the 6 processors detected

10170 Verilog HDL syntax error at abhesaniyalab55.v(19) near text: "1"; expecting ";". Check for and fix any syntax errors that appear immediately before o

10170 Verilog HDL syntax error at abhesaniyalab55.v(22) near text: "0"; expecting ";". Check for and fix any syntax errors that appear immediately before o

10170 Verilog HDL syntax error at abhesaniyalab55.v(25) near text: "0"; expecting ";". Check for and fix any syntax errors that appear immediately before o

10112 Ignored design unit "abhesaniyalab55" at abhesaniyalab55.v(1) due to previous errors

12021 Found 0 design units, including 0 entities, in source file abhesaniyalab55.v

Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning

293001 Quartus Prime Full compilation was unsuccessful. 6 errors, 1 warning

- I am getting an error, if statement in Vlog program is not allowing me to write second statement in side if and else if loop.

- so from next time i am going to use some different statement and finding solution for that also.

MSB	LSB	MSB	LSB				
An	A0	Bn	B0	L0	L1	L2	Hex 0
SWg	SWa	SWg	SW5	LED0	LED1	LED2	
				LT	EQ	GT	

Demo

A S3-S2
B S8-S5

7seg. L₂ L₁ L₀
L > = <
G E L

A	1000	1010	1101
B	0111	1010	1110
	G	E	E
	100	010	000