

LAB - 4

date: 5<sup>th</sup> February, 2020

LAB Title: Octal - Decoder

Recorded and Submitted by: Abhishek Bhesaniya

Objective :- To write program for octal decoder in VHDL and Vlog and implement your design in Quartus II.

Implementation:

- octal decoder is combinational logic circuit which has 3 input and 8 output.

Procedure:-

\* VHDL Procedure: write the code for the octal decoder

- for library section use library IEEE;  
use ieee.std\_logic\_1164.all;
- for the entity section use vector for input and output variable to use vector following instruction  
X = in - std\_logic - vector(2 to 0)  
Y = out - std\_logic - vector(7 to 0)
- In Architecture section we are going to use when statement.
- After compiling assign pin for both input and output.
- then download program into FPGA board and do the demo.


\* Vlog Procedure: enter the Vlog code for octal decoder

- define input <sup>3 output</sup> as follow: Input [2:0] X;  
Output [7:0] Y;
- and do same as VHDL



- for the architecture section use assign statements
- end module.
- do same as VHDL procedure.

Circuit Diagram for Octal Decoder:



\* Truth Table for Octal decoder

Input			Output							
$A_0$	$A_1$	$A_2$	$B_0$	$B_1$	$B_2$	$B_3$	$B_4$	$B_5$	$B_6$	$B_7$
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0



# Pin Assignment :

Input Variable	Signal Name	FPGA PIN No.
A <sub>0</sub>	SW[0]	PIN - AB12
A <sub>1</sub>	SW[1]	PIN - AC12
A <sub>2</sub>	SW[2]	PIN - AF9
EN	SW[9]	PIN - AE12
Output Variable	Signal Name	FPGA PIN No.
B <sub>0</sub>	LEDR[0]	PIN - V16
B <sub>1</sub>	LEDR[1]	PIN - W16
B <sub>2</sub>	LEDR[2]	PIN - V17
B <sub>3</sub>	LEDR[3]	PIN - V18
B <sub>4</sub>	LEDR[4]	PIN - W17
B <sub>5</sub>	LEDR[5]	PIN - W19
B <sub>6</sub>	LEDR[6]	PIN - Y19
B <sub>7</sub>	LEDR[7]	PIN - W20



# VHDL program

## VHDL Program and It's Output

Quartus Prime Standard Edition - G:/Semester 1/Digital Design/Labs/Lab4/abhesaniyalab4 - abh

File Edit View Project Assignments Processing Tools Window Help

abhesaniyalab4

abhesaniyalab4.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity abhesaniyalab4 is
5 port(EN:in std_logic;
6      A:in std_logic_vector(2 downto 0);
7      B:out std_logic_vector(7 downto 0)
8 );
9 end abhesaniyalab4;
10
11 architecture octaldecoder of abhesaniyalab4 is
12 begin
13   process(A,EN)
14   begin
15     if(EN='1')
16     then
17       case A is
18         when "000" => B <= "00000001";
19         when "001" => B <= "00000010";
20         when "010" => B <= "00000100";
21         when "011" => B <= "00001000";
22         when "100" => B <= "00010000";
23         when "101" => B <= "00100000";
24         when "110" => B <= "01000000";
25         when "111" => B <= "10000000";
26       end case;
27     else
28       B <= "00000000";
29     end if;
30   end process;
31 end octaldecoder;
```

Quartus Prime Standard Edition - G:/Semester 1/Digital Design/Labs/Lab4/abhesaniyalab4 - abhesaniyalab4

File Edit View Project Assignments Processing Tools Window Help

abhesaniyalab4


abhesaniyalab4.vhd

Simulation Waveform Editor - G:/Semester 1/Digital Design/Labs/Lab4/abhesaniyalab4 - abhesaniyalab4 - [abhesaniyalab4\_2020020416

File Edit View Simulation Help

Master Time Bar: 0 ps

Pointer: 258.86 ns





# Vlog Program

## Vlog Program and It's Output

c:\gn\Lab5\Lab44\abhesaniyalab44 - abhesaniyalab44

Tools Window Help

Compilation Report - abhesaniyalab44

```


1 module abhesaniyalab44 (A,B,EN);
2   input [2:0]A;
3   input EN;
4   output [7:0]B;
5   reg [7:0] B;
6   // assign
7   always @(A or EN)
8   begin
9     if(EN == 1)
10    begin
11      B =
12        (A == 3'b000) ? 8'b00000001:
13        (A == 3'b001) ? 8'b00000010:
14        (A == 3'b010) ? 8'b00000100:
15        (A == 3'b011) ? 8'b00000100:
16        (A == 3'b100) ? 8'b00010000:
17        (A == 3'b101) ? 8'b00100000:
18        (A == 3'b110) ? 8'b01000000:
19        (A == 3'b111) ? 8'b10000000:
20        8'b00000000;
21    end
22    else B = 8'b00000000;
23  end
24 endmodule
25

```

abhesaniyalab44.v

Simulation Waveform Editor - G:/Semester 1/Digital Design/Labs/Lab44/abhesaniyalab44 - abhesaniyalab44 - [abhesaniyalab44\_202002

File Edit View Simulation Help





## Discussion:

I haven't come across any errors while I was doing programming for octal decoder.

Enable	I/P		O/P	
	SW <sub>2</sub>	SW <sub>0</sub>	LED <sub>7</sub>	LED <sub>0</sub>
S <sub>4</sub>	MSB	LSB	MSB	LSB

0 00	L <sub>2</sub>	010	00000000	✓
1 01		010	00000000	
2 10	L <sub>4</sub>	101	00001000	✓
3 11		101	00001000	
4 00	L <sub>6</sub>	110	00100000	✓
5 01		110	00100000	
6 10				
7 11				

V. 25