
Title: Octal - Devode
LAB
Recorded and Submitted by: Abhisher Bhesaniyer
- miles & harm a margin () () or
Objective: To write progrem for octal decoder in VHDL and Vlog and implement your design in Country II.
Implementation:
octul devoder is combinational logic circuit which has 3 input and 8 output.
Procedure !-
* VHDL Procedure: write the code for the octal decoder
- for library section use library JEEE; use icee. std logic - 116h. cm;
- for the entity section use vactor for input and output variable to use vactor forwing instruction
N = 10 CAN = 1091C = VICTOR
y = out - std - logic - vector (7 too)
In Architecture section
- After compiling assign pin for both input and
- then downward program into france board on
do the demo.
* V/og procedure: Enter the Viog code for octal decod
- define input es forion: Input [2:0] y;
- and do same us VHDL

Normand State of the State of t						4-8	ia I.	1
- for the	archi	teum	e sen	ion	use	assig.	n Sta	temen
- emal monela	U.P			***				1
- do sam	re a	s VHD	L Proc	edure	· loons	haber	Reca	1
								-1
Circuit Diag	sum	tu	Octal	Dec	oden:			-
111 12 14 15 24 15 15 15 15 15 15 15 15 15 15 15 15 15		0			<u> </u>	SVID	IN)	
i maist your design i	279	1 bonne				30		-
			.114	1100		1		-
Ao -		3 x	8	100	odust s	32 419	mcI	
A1						33		
dance the Az	21 13	Deco	oden	3 31			uso >	
			tusti	(e. 18.		35	CIE	
						36	-0	
		7				The		
of total sixt na sha	SWT.	SHISTER		rusha	1089) and	1 xi	
* Treth Tubie	for	octu	e deco	dez		, 1	1	
i basing Trees					undil	not !		- F.
Input		1000			0	10	0	0
Ac AI Az	Bo	B1	Be	B ₃	B4 0	Bs	BC	B ₇
0 0 1	0	0	000	000	0	0	1	6
0 000	0	0	000	010	ON	1	0	0
The property of	100	0	0	16	AI	0.	0	0
100	0	0	U	od no	0	0	0	0
made in opposite	OYP	00	1	0	0	0 -	0	0
1 1 0	0	1	0	0	900	0	0	0
	20120	0	5000	0	0	0.	10	104
		A CONTRACTOR OF THE PARTY OF TH	-000	مو داده	AT OF			
6 to be at the new	2014	Ditto?		edune	2009	/Local	1 1	
						C 3		
1 1 1 0 107 Kugart			1000			1 10		

Scanned with CamScanner

		The popular				
Input Variable	Signal Name	FBGA PIN NO.				
Ao	SW[0]	PIN- ABIZ				
A	SWEIJ	PIN- ACIZ				
- Az	[2] WE	PIN- AF9				
EN	SWEGT	PIN- AE12				
Output Variable	Signal Nume	FBGA PIN NO.				
Bo	LEDR [0]	P3N-V10				
Bı	LEDREIJ	PJN-WIG				
Be	(EDREZ)	PIN - V13				
B3	LEDR [3]	PIN-VIX				
Вц	[EDR[4]	PIN-WI7				
Bs	LEDR[5]	PIN-WI9				
Bc	LEDRE6]	PIN- 419				
Bz	LEDR[7]	BIN MSO	BIN MSO			



Scanned with CamScanner

