

## Lab 6-1

date: 10<sup>th</sup> February, 2020,

Lab title: Half Adder

Recorded and Submitted By: Bhesaniya Abhishek

Objective To write VHDL and Vlog Program for half adder and test it using DE5oc-1 FPGA Board.

### Implementation:

Half adder is circuit which process two input and gives two output sum and carry.

VHDL procedure :

- write a code for half adder.
  - we will use signal for both input and output.
- Signal A: Std-logic-Vector (3 downto 0);  
 Signal B: Std-logic-Vector (7 downto 4);  
 Signal sum: Std-logic-Vector (3 downto 0);  
 Signal carry: Std-logic-Vector (7 downto 4);

A <= SW(3 downto 0);  
 B <= SW(7 downto 4);

Sum(0) <= A(0) XOR B(4);  
 carry(4) <= A(0) AND B(4); and like wise

⇒ Then use process statement for if else loop in architecture.

⇒ after writing code compile the program and do pin assign



- after that use programmer and load your program into DE50C-1 board and check the output value.

### Vlog procedure:

- This time in Vlog we are using wire for input and reg for output.


```

wire [3:0] A = SW[3:0];
wire [7:4] B = SW[7:4];
reg [3:0] SUM;
reg [7:4] CARRY;

```

- use always statement for if else loop.
- after writing code compile and do pinplanner.
- Then use programmer to load your program and check output.

### Circuit Diagram:



### Truth Table

SW<sub>7</sub> SW<sub>6</sub> SW<sub>5</sub> SW<sub>4</sub> SW<sub>3</sub> SW<sub>2</sub> SW<sub>1</sub> SW<sub>0</sub>



# Truth Table


SW4	SW0	S0	C4
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

SW5	SW1	S1	C5
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

SW6	SW2	S2	C6
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

SW7	SW3	S3	C7
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

## VHDL Output Waveform





# PIN - Assignment

in	FLIP	Input	PIN_AE12
out	LED[7]	Output	PIN_W20
out	LED[6]	Output	PIN_Y19
out	LED[5]	Output	PIN_W19
out	LED[4]	Output	PIN_W17
out	LED[3]	Output	PIN_V18
out	LED[2]	Output	PIN_V17
out	LED[1]	Output	PIN_W16
out	LED[0]	Output	PIN_V16
out	SLED0[6]	Output	PIN_AE26
out	SLED0[5]	Output	PIN_AE27
out	SLED0[4]	Output	PIN_AE28
out	SLED0[3]	Output	PIN_AG27
out	SLED0[2]	Output	PIN_AF28
out	SLED0[1]	Output	PIN_AG28
out	SLED0[0]	Output	PIN_AH28
out	SLED1[6]	Output	PIN_AJ29
out	SLED1[5]	Output	PIN_AH29
out	SLED1[4]	Output	PIN_AH30
out	SLED1[3]	Output	PIN_AG30
out	SLED1[2]	Output	PIN_AF29
out	SLED1[1]	Output	PIN_AF30
out	SLED1[0]	Output	PIN_AD27
out	SLED2[6]	Output	PIN_AB23
out	SLED2[5]	Output	PIN_AE29
out	SLED2[4]	Output	PIN_AD29
out	SLED2[3]	Output	PIN_AC28
out	SLED2[2]	Output	PIN_AD30
out	SLED2[1]	Output	PIN_AC29
out	SLED2[0]	Output	PIN_AC30
out	SLED3[6]	Output	PIN_AD26
out	SLED3[5]	Output	PIN_AC27
out	SLED3[4]	Output	PIN_AD25
out	SLED3[3]	Output	PIN_AC25
out	SLED3[2]	Output	PIN_AB28
out	SLED3[1]	Output	PIN_AB25
out	SLED3[0]	Output	PIN_AB22
out	SLED4[6]	Output	PIN_AA24
out	SLED4[5]	Output	PIN_Y23
out	SLED4[4]	Output	PIN_Y24
out	SLED4[3]	Output	PIN_W22
out	SLED4[2]	Output	PIN_W24
out	SLED4[1]	Output	PIN_V23

out	SLED4[0]	Output	PIN_W25
in	SW[7]	Input	PIN_AD10
in	SW[6]	Input	PIN_AC9
in	SW[5]	Input	PIN_AE11
in	SW[4]	Input	PIN_AD12
in	SW[3]	Input	PIN_AF10
in	SW[2]	Input	PIN_AF9
in	SW[1]	Input	PIN_AC12
in	SW[0]	Input	PIN_AB12



# VHDL Program

VHDL program

abhesaniyalab6.vhd

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4
5  entity abhesaniyalab6 is
6  port(--EN:in std_logic;
7  SW : in std_logic_vector(7 downto 0);
8  FLIP : in std_logic;
9  LED : out std_logic_vector(7 downto 0);
10 SLED0: out std_logic_vector(6 downto 0);
11 SLED1: out std_logic_vector(6 downto 0);
12 SLED2: out std_logic_vector(6 downto 0);
13 SLED3: out std_logic_vector(6 downto 0);
14 SLED4: out std_logic_vector(6 downto 0);
15 --SLED3: out std_logic_vector(6 downto 0)
16 );
17 end abhesaniyalab6;
18
19 architecture halfadder of abhesaniyalab6 is
20
21     signal A : std_logic_vector(3 downto 0) ;
22     signal B : std_logic_vector(7 downto 4) ;
23     signal SUM : std_logic_vector(3 downto 0) ;
24     signal CARRY : std_logic_vector(7 downto 4) ;
25
26
27
28 begin
29
30     A <= SW(3 downto 0);
31     B <= SW(7 downto 4);
32
33     SUM(0) <= A(0) XOR B(4);
34     CARRY(4) <= A(0) AND B(4);
35
36     SUM(1) <= A(1) XOR B(5);
37     CARRY(5) <= A(1) AND B(5);
38
39     SUM(2) <= A(2) XOR B(6);
40     CARRY(6) <= A(2) AND B(6);
41
42     SUM(3) <= A(3) XOR B(7);
43     CARRY(7) <= A(3) AND B(7);
44
45     LED(0) <= SUM(0);
46     LED(1) <= SUM(1);
47     LED(2) <= SUM(2);
48     LED(3) <= SUM(3);
49     LED(4) <= CARRY(4);
50     LED(5) <= CARRY(5);
51     LED(6) <= CARRY(6);
52     LED(7) <= CARRY(7);

```



```

54 process (SUM , CARRY, FLIP)
55 begin
56
57     if ( FLIP = '0') then
58         SLED4 <= "0100100";
59
60         if (SUM(0) = '0') then
61             SLED0 <= "0000001";
62         else if (SUM(0) = '1') then
63             SLED0 <= "1001111";
64         end if;
65     end if;
66
67     if (SUM(1) = '0') then
68         SLED1 <= "0000001";
69     else if (SUM(1) = '1') then
70         SLED1 <= "1001111";
71     end if;
72 end if;
73
74     if (SUM(2) = '0') then
75         SLED2 <= "0000001";
76     else if (SUM(2) = '1') then
77         SLED2 <= "1001111";
78     end if;
79 end if;
80
81     if (SUM(3) = '0') then
82         SLED3 <= "0000001";
83     else if (SUM(3) = '1') then
84         SLED3 <= "1001111";
85     end if;
86 end if;
87
88
89     else if (FLIP = '1') then
90
91         SLED4 <= "0110001";
92         if (CARRY(4) = '0') then
93             SLED0 <= "0000001";
94         else if (CARRY(4) = '1') then
95             SLED0 <= "1001111";
96         end if;
97     end if;
98
99
100     if (CARRY(5) = '0') then
101         SLED1 <= "0000001";
102     else if (CARRY(5) = '1') then
103         SLED1 <= "1001111";
104     end if;
105 end if;
106
107

```







# Vlog - Program

## Vlog Program


```
abhesaniyalab66.v
1 module abhesaniyalab66 (SW, FLIP, LED, SLED0, SLED1, SLED2, SLED3, SLED4);
2
3   input [7:0] SW;
4   input FLIP;
5   output [7:0] LED;
6   output [6:0] SLED0;
7   output [6:0] SLED1;
8   output [6:0] SLED2;
9   output [6:0] SLED3;
10  output [6:0] SLED4;
11
12  reg [7:0] LED;
13  reg [6:0] SLED0;
14  reg [6:0] SLED1;
15  reg [6:0] SLED2;
16  reg [6:0] SLED3;
17  reg [6:0] SLED4;
18  //assign
19  wire [3:0] A = SW[3:0];
20  wire [7:4] B = SW[7:4];
21  reg [3:0] SUM;
22  reg [7:4] CARRY;
23
24
25  always @(A or B or FLIP)
26  begin
27
28      SUM[0] = A[0] ^ B[4];
29      SUM[1] = A[1] ^ B[5];
30      SUM[2] = A[2] ^ B[6];
31      SUM[3] = A[3] ^ B[7];
32
33      CARRY[4] = A[0] & B[4];
34      CARRY[5] = A[1] & B[5];
35      CARRY[6] = A[2] & B[6];
36      CARRY[7] = A[3] & B[7];
37
38      LED[3:0] = SUM;
39      LED[7:4] = CARRY;
40
41      if (FLIP == 0)
42      begin
43          SLED4 = 7'b0100100;
44          if (SUM[0] == 0)
45              SLED0 = 7'b00000001;
46          else if (SUM[0] == 1)
47              SLED0 = 7'b1001111;
48
49          if (SUM[1] == 0)
50              SLED1 = 7'b00000001;
51          else if (SUM[1] == 1)
52              SLED1 = 7'b1001111;
```



```

53 if (SUM[2] == 0)
54     SLED2 = 7'b00000001;
55 else if (SUM[2] == 1)
56     SLED2 = 7'b10011111;
57
58 if (SUM[3] == 0)
59     SLED3 = 7'b00000001;
60 else if (SUM[3] == 1)
61     SLED3 = 7'b10011111;
62
63 end
64
65 else if (FLIP == 1)
66 begin
67
68     SLED4 = 7'b0110001;
69     if (CARRY[4] == 0)
70         SLED0 = 7'b00000001;
71     else if (CARRY[4] == 1)
72         SLED0 = 7'b10011111;
73
74     if (CARRY[5] == 0)
75         SLED1 = 7'b00000001;
76     else if (CARRY[5] == 1)
77         SLED1 = 7'b10011111;
78
79     if (CARRY[6] == 0)
80         SLED2 = 7'b00000001;
81     else if (CARRY[6] == 1)
82         SLED2 = 7'b10011111;
83
84     if (CARRY[7] == 0)
85         SLED3 = 7'b00000001;
86     else if (CARRY[7] == 1)
87         SLED3 = 7'b10011111;
88
89 end
90
91 end
92
93 endmodule

```



# Discussion:

Switch  $S_7$   $S_6$   $S_5$   $S_4$   $S_3$   $S_2$   $S_1$   $S_0$   $C$

I/P  $A_7$   $A_6$   $A_5$   $A_4$   $A_3$   $A_2$   $A_1$   $A_0$

OP  $H_7$   $H_6$   $H_5$   $H_4$   $H_3$   $H_2$   $H_1$   $H_0$

A

B

1011

1101

01105  
1001C