

LAB 2

LAB Title: AND Gate

Date & Time: 22 January 2020 8:00 AM to 10:00 AM

Recorded and Submitted by: Bhesaniya Abhishek

Objective: To write a program for 3 input AND gate for both VHDL and Vlog and to see output on DE soc board.


Pin Assignment:

Table 2.1 Pin assignment to input-output variable for VHDL Vlog

Input or output Variable	Signal name	FPGA Pin No.
X	SW[7]	PIN - AC9
Y	SW[8]	PIN - AD10
Z	SW[9]	PIN - AE12
F	LED[0]	PIN - V16

3 input AND gate:

- Symbol



- Boolean Expression

$$F = X \cdot Y \cdot Z$$

Truth Table :

Table 2.2 Truth table for 3 input And gate

Input			Output
X	Y	Z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Program :

- VHDL

```
library ieee;  
use ieee.std_logic_1164.all;
```

```
Entity abhesaniyalab2 is  
Port (X, y, z : in std_logic;  
      F : out std_logic);  
End abhesaniyalab2;
```

```
architecture Andgate of abhesaniyalab2 is  
begin  
  F <= X and y and z;  
end Andgate;
```


- Vlog

```
module abhesaniya1ab22 (x,y,z,f);  
input x,y,z;  
output f;  
assign F = x & y & z;  
endmodule
```