
Lab6-2 desc: 11th march, 2020 Lab Titic: Fun Adder Recorded and Submitted by: Bhesaniyer Abhisher Objective: To write VHDL and Vlog Program for fru Adder and test it using DESOL-I Imprementation: fun adder is a combinational logic circuit which has 3 input and 2 output. VHDL Procedure: Write a code for 4 fue cidden. we will use signal for both input and output Signal A: std-logic Vector (3 down to 0); Signal B: Std-logic - Vector (7 down to 4); signal carry: Sta-logic-vedon (6 down to h); Signal Cout: Std-logic; signal cin: Std-logic; where A <= sw (3 down to 0); B <= SW (7 downto 4): CINC - C; Sum(0) L= (A(0) XOP B(4)) XOP (IN; Carry (4) ( CA LOS AND BOUS) OR COIN AND (A 10) XOR BOWS) and love wise for any four adder.

- at the end we will get 4 sum bit and I Sum and carry will be shown on seven segment - Then do pin assignment and compile you hope After compiling download years program on board and Test it for different case. 109 Procedure: Tuis time Again we are going to use neg for outless and wine for imput. Wire (3:0] A = SW (3:03: wine (7:4] B = SW[7:4]; aeg (3:0] sum; ney (6:4) corry; neg cout: Cutter waiting your logic compile your code and go for pin assignment. in this case also sum and carry will be shown on sevensegement and LEDS both. - Loud your code on bound and test it for different ceuses. tue Adder!



```
ograms
                                        Program
                   library ieee;
use ieee.std_logic_1164.all;
      2
               Elentity abhesaniyalab62 is
      6
               Bport(
| SW :
| FLIP
                   port(
   SW : in std_logic_vector(7 downto 0);
   FLIP : in std_logic;
   C : in std_logic;
   LED : out std_logic_vector(4 downto 0);
   SLED0: out std_logic_vector(6 downto 0);
   SLED1: out std_logic_vector(6 downto 0);
   SLED2: out std_logic_vector(6 downto 0);
   SLED3: out std_logic_vector(6 downto 0);
   SLED4: out std_logic_vector(6 downto 0)
     8
  10
  11
  12
  14
  15
  16
17
  19
                    end abhesaniyalab62;
  21 22 23
               □architecture fulladder of abhesaniyalab62 is
                   signal A : std_logic_vector(3 downto 0);
signal B : std_logic_vector(7 downto 4);
signal SUM : std_logic_vector(3 downto 0);
signal CARRY : std_logic_vector(6 downto 4);
signal COUT : std_logic;
signal CIN : std_logic;
  24
  25
  26
27
  29
  30
  31
               ⊟begin
                           A <= SW(3 downto 0);
B <= SW(7 downto 4);
CIN <= C;
  33
  35
  36
                           SUM(0) \leftarrow (A(0) \times B(4)) \times CIN;

CARRY(4) \leftarrow (A(0) \times B(4)) \times CIN \times AND (A(0) \times B(4));
  37
  38
  39
                           SUM(1) \leftarrow (A(1) \times B(5)) \times CARRY(4);

CARRY(5) \leftarrow (A(1) \times B(5)) \times (CARRY(4) \times AND (A(1) \times B(5)));
  40
  41
  42
                           SUM(2) \leftarrow (A(2) \times B(6)) \times CARRY(5);

CARRY(6) \leftarrow (A(2) \times B(6)) \times (CARRY(5) \times AND (A(2) \times B(6)));
  43
  44
  45
                           SUM(3) \leftarrow (A(3) \times B(7)) \times CARRY(6);

COUT \leftarrow (A(3) \times B(7)) \times (CARRY(6) \times A(3) \times B(7));
  46
47
48
  49
                           LED(0) <= SUM(0);

LED(1) <= SUM(1);

LED(2) <= SUM(2);

LED(3) <= SUM(3);

LED(4) <= COUT;
  50
  51
52
  53
 56
57
58
59
                          process (SUM , CARRY, FLIP)
begin
             a
                                if (FLIP = '0') then
SLED4 <= "0100100";
 60
             ė
61
62
63
64
                                           if (SUM(0) = '0') then
    SLEDO <="0000001";
else if (SUM(0) = '1')
    SLEDO <="1001111";
end if;
end if;</pre>
             日十日
                                                                                             then
65
                                                                                                            then
67
68
69
70
71
72
73
74
75
76
77
78
80
                                           if (SUM(1) = '0') then
   SLED1 <="0000001";
else if (SUM(1) = '1') then
   SLED1 <="1001111";
end if;
end if;</pre>
            1010
                                           if (SUM(2) = '0') then

SLED2 <="0000001";

else if (SUM(0) = '1') then

SLED2 <="1001111";
81 82
                                           end if;
end if;
```

