

# **Project 28: Carry Save Array Multiplier**

**A Comprehensive Study of Advanced Digital Circuits**

**By: Gati Goyal ,Abhishek Sharma, Nikunj Agrawal, Ayush Jain**

Created By Team Alpha

# Contents

<b>1 Introduction</b>	<b>3</b>
<b>2 Background</b>	<b>3</b>
<b>3 Structure and Operation</b>	<b>3</b>
3.1 Key Components . . . . .	4
3.2 Operational Steps . . . . .	4
<b>4 Implementation in System Verilog</b>	<b>4</b>
<b>5 Test Bench</b>	<b>5</b>
<b>6 Advantages and Disadvantages</b>	<b>6</b>
6.1 Advantages . . . . .	6
6.2 Disadvantages . . . . .	6
<b>7 Simulation Results</b>	<b>6</b>
<b>8 Schematic</b>	<b>7</b>
<b>9 Synthesis Design</b>	<b>7</b>
<b>10 Conclusion</b>	<b>7</b>
<b>11 Frequently Asked Questions (FAQs)</b>	<b>8</b>
11.1 What is a Carry Save Array Multiplier? . . . . .	8
11.2 How does the CSAM improve multiplication speed? . . . . .	8
11.3 What are the main components of a CSAM? . . . . .	8
11.4 In what applications is the CSAM commonly used? . . . . .	8
11.5 What are the trade-offs of using a CSAM? . . . . .	8
11.6 Can the CSAM be scaled for larger bit-widths? . . . . .	8

# 1 Introduction

The Carry Save Array Multiplier (CSAM) is a specialized digital circuit designed for efficient multiplication of binary numbers. It is particularly useful in high-performance applications where speed and resource utilization are critical. The CSAM improves upon traditional multiplication techniques by using a carry-save approach, which allows for parallel processing of partial products.

In conventional multipliers, the multiplication process involves generating partial products and subsequently adding them together, which can introduce significant delays due to the carry propagation in the addition stages. The Carry Save Array Multiplier mitigates this issue by maintaining partial products and carry bits separately until the final stage of addition, thus reducing the critical path and improving throughput.

This documentation provides an in-depth overview of the Carry Save Array Multiplier, including its underlying principles, structure, and implementation in System Verilog. It aims to highlight the advantages of this architecture, its practical applications, and the factors that contribute to its efficiency in digital systems.

In binary multiplication, two unsigned binary numbers are combined to produce their product, which is also represented in binary form. Unlike decimal multiplication, where one may rely on long multiplication techniques, binary multiplication can be efficiently executed using logical operations. This project aims to design and implement a simple yet effective unsigned binary multiplier using System Verilog, focusing on both clarity and performance.

The architecture of the multiplier leverages combinational logic to perform multiplication through the generation of partial products and their subsequent accumulation. This design approach ensures that the multiplication operation is carried out in a single clock cycle, optimizing speed and resource utilization.

This documentation presents a comprehensive overview of the Unsigned Binary Multiplier, including its structure, operational principles, and performance evaluation through simulation. By exploring the implementation details and conducting thorough testing, this project seeks to demonstrate the efficacy of the unsigned binary multiplier in digital circuit design.

## 2 Background

The Carry Save Array Multiplier (CSAM) builds on traditional binary multiplication techniques, addressing the delays caused by carry propagation in standard multipliers. Conventional methods, such as the Shift-and-Add algorithm, create partial products that are summed sequentially, which can lead to significant performance bottlenecks as bit-width increases.

To overcome these challenges, the Carry Save Adder (CSA) was developed, allowing for the simultaneous addition of multiple binary numbers while keeping carry bits separate from the sums. The CSAM organizes these CSAs in an array structure, enabling efficient combination of partial products.

The key advantage of the Carry Save Array Multiplier is its ability to minimize carry propagation delays by accumulating partial products without immediate carry resolution. This parallel processing enhances throughput, making the CSAM ideal for high-speed applications in digital signal processing, graphics, and high-performance computing.

In today's computing landscape, where performance demands are high, the CSAM provides a robust solution for efficient arithmetic operations, representing a significant advancement in digital multiplier design.

## 3 Structure and Operation

The Carry Save Array Multiplier (CSAM) consists of several key components that work together to perform efficient multiplication of binary numbers. Understanding its structure and operation is crucial for appreciating its advantages in digital arithmetic.

## 3.1 Key Components

- **Input Ports:** The CSAM receives two primary inputs,  $A$  and  $B$ , which are the binary numbers to be multiplied. Each input can be  $n$  bits wide.
- **Partial Product Generation:** For each bit of the second multiplicand  $B$ , the multiplier generates a corresponding partial product by ANDing it with the entire first multiplicand  $A$ . This results in  $n$  partial products.
- **Carry Save Adders (CSAs):** The generated partial products are fed into a network of Carry Save Adders. Each CSA takes multiple inputs (partial products) and computes a sum while retaining carry bits separately.
- **Final Adder:** After the carry-save process, a final adder (usually a Carry Look ahead Adder or a Ripple Carry Adder) resolves the carry bits and computes the final product.
- **Output Port:** The final output,  $P$ , is the product of the multiplication and is typically  $2n$  bits wide.

## 3.2 Operational Steps

The operation of the Carry Save Array Multiplier can be summarized in the following steps:

1. **Input Initialization:** The two multiplicands  $A$  and  $B$  are provided as inputs.
2. **Partial Product Generation:** Each bit of  $B$  is ANDed with  $A$  to create partial products.
3. **Accumulation of Partial Products:** The partial products are fed into the CSAs, where sums and carry bits are generated.
4. **Final Carry Resolution:** The carry bits from the CSAs are combined using a final adder to produce the final product.
5. **Output Generation:** The resulting product  $P$  is output as a binary number.

This structured approach allows the Carry Save Array Multiplier to achieve high-speed multiplication by reducing the time spent on carry propagation, making it suitable for modern digital systems where performance is critical.

# 4 Implementation in System Verilog

The following RTL code implements the Carry Save Array Multiplier in System Verilog:

Listing 1: Carry Save Array Multiplier

```
1
2  module carry_save_multiplier (
3      input  logic [3:0] a,
4      input  logic [3:0] b,
5      output logic [7:0] product
6  );
7
8      logic [7:0] partial_products [3:0];
9      logic [7:0] sum [3:0];
10     logic [7:0] carry [3:0];
11
12     always_comb begin
13         for (int i = 0; i < 4; i++) begin
14             partial_products[i] = a & {4{b[i]}};
15         end
16     end
```

```

17
18     always_comb begin
19
20         sum[0] = partial_products[0];
21         carry[0] = 0;
22
23         for (int i = 1; i < 4; i++) begin
24             {carry[i], sum[i]} = sum[i-1] + partial_products[i];
25         end
26     end
27
28     always_comb begin
29         product = sum[3] + carry[3];
30     end
31
32 endmodule

```

## 5 Test Bench

The following test bench verifies the functionality of the Carry Save Array Multiplier :

Listing 2: Carry Save Array Multiplier Testbench

```

1
2 module tb_carry_save_multiplier;
3
4     logic [3:0] a;
5     logic [3:0] b;
6     logic [7:0] product;
7
8     carry_save_multiplier uut (
9         .a(a),
10        .b(b),
11        .product(product)
12    );
13
14    initial begin
15
16        $monitor("Time: %0t | a: %0d | b: %0d | product: %0d", $time,
17            a, b, product);
18
19        a = 4'd3; b = 4'd2; #10;
20        a = 4'd5; b = 4'd3; #10;
21        a = 4'd7; b = 4'd4; #10;
22        a = 4'd15; b = 4'd15; #10;
23        a = 4'd0; b = 4'd10; #10;
24
25        $finish;
26    end
27 endmodule

```

## 6 Advantages and Disadvantages

### 6.1 Advantages

- **Reduced Propagation Delay:** The Carry Save Array Multiplier minimizes carry propagation delays by processing partial products in parallel, resulting in faster multiplication.
- **High Throughput:** By allowing simultaneous addition of multiple partial products, the CSAM achieves higher throughput compared to traditional multipliers.
- **Scalability:** The architecture can be scaled to accommodate larger bit-widths, making it suitable for various applications in digital systems.
- **Resource Efficiency:** The CSAM efficiently utilizes hardware resources, making it a preferred choice for implementations in FPGAs and ASICs.

### 6.2 Disadvantages

- **Increased Area Usage:** The parallel processing requires additional hardware resources, potentially leading to increased silicon area compared to simpler multiplier designs.
- **Complexity in Design:** The use of multiple Carry Save Adders and the final carry resolution can complicate the design and implementation process.
- **Higher Power Consumption:** While efficient in speed, the additional circuitry may lead to higher power consumption, which is a consideration for low-power applications.
- **Final Carry Propagation:** The final stage of carry resolution can still introduce some delay, especially for larger bit-widths, though it is significantly reduced compared to traditional methods.

## 7 Simulation Results




Figure 1: Simulation results of Carry Save Array Multiplier




Figure 2: Schematic of Carry Save Array Multiplier

## 8 Schematic

## 9 Synthesis Design




Figure 3: Synthesis of Carry Save Array Multiplier

## 10 Conclusion

The Carry Save Array Multiplier (CSAM) represents a significant advancement in digital multiplication techniques, addressing the inherent limitations of traditional multipliers. By utilizing a carry-save approach, the CSAM enhances computational speed through parallel processing of partial products, effectively reducing carry propagation delays.

This architecture offers numerous advantages, including high throughput, scalability, and efficient

resource utilization, making it suitable for a wide range of applications in modern digital systems. While there are challenges related to increased area usage and design complexity, the benefits of the CSAM in high-performance environments are compelling.

In conclusion, the Carry Save Array Multiplier is a powerful tool for efficient binary multiplication, and its implementation can lead to significant performance improvements in digital arithmetic operations, particularly in fields such as digital signal processing, graphics, and high-performance computing. As computational demands continue to grow, the CSAM will remain an essential component in the design of efficient arithmetic circuits.

## **11 Frequently Asked Questions (FAQs)**

### **11.1 What is a Carry Save Array Multiplier?**

A Carry Save Array Multiplier (CSAM) is a digital circuit designed to multiply binary numbers efficiently. It uses a carry-save approach to process multiple partial products simultaneously, reducing carry propagation delays.

### **11.2 How does the CSAM improve multiplication speed?**

The CSAM improves multiplication speed by allowing partial products to be generated and added in parallel. This minimizes the time spent on carry propagation, resulting in faster computation compared to traditional multipliers.

### **11.3 What are the main components of a CSAM?**

The main components of a CSAM include input ports for the multiplicands, a network of Carry Save Adders (CSAs) for accumulating partial products, a final carry resolver, and output ports for the product.

### **11.4 In what applications is the CSAM commonly used?**

The CSAM is commonly used in applications requiring high-speed arithmetic operations, such as digital signal processing, graphics processing, and high-performance computing systems.

### **11.5 What are the trade-offs of using a CSAM?**

While the CSAM offers benefits like reduced propagation delay and high throughput, it can also require more silicon area, lead to increased design complexity, and consume more power compared to simpler multiplier designs.

### **11.6 Can the CSAM be scaled for larger bit-widths?**

Yes, the CSAM is scalable and can be designed to accommodate larger bit-widths, making it versatile for various applications that require precise arithmetic operations.