# HANDWRITTEN PRACTICAL FILE


VLSI DESIGN LAB

1			i C
	Page No		
	EXPI		
	ATM - To study the MOS characteristics & intraduction to Mentoe Greathics & tanner EDA Software tools		
	Software Used: Pyxis		is is to C
	Theory & Introduction:  VISI technology > It is the modern technology  of producing very large scale integrated circuits  VISI Design flow > The design process at		satisfact
	The v-chart illustrates a simplified design		
	domain of representation namely (i) behaviouria) (ii) structural (iii) geometric layered.		
	Tannor GDA Soft ware tools		Head of the
	Tanner EDA is a suite of tools for the design of integrated circuits. These tools allow you to		The second
	design and perform design rule check.	4	
	used for this.		
	26.2		

	Page No
	5-edit: - a shematic capture tool
	S-edit: - a shematic capture tool  T-edit: - the spice simulation engine integrals with S-edit
	L-edit :- the physical design tool.
	Tanner EDA helps to transform your ideas into
	confr. It has created a coffusion of platform
	to s cost efficient. It is powerful email to
0	
-0	S-edit > in s-edit shematics design of ciscuit
	chick out de lon Cas commo
	and flow note. Uncompacted air
	catch esses easy patible outputs so you can
2	T- Spice -> It let you precise characterise the
	Regreater efficiency & or aductivity
	For greater efficiency & productivity, T-spice
-	controls over your simulation as
_	easy to use graphical interface.
3	
	process 1 - edit gives you to a drawing
	you need to moster the editing process
	0
All and	Additionally we also have,
(3)	w-edit > The ul-edit waveform analysis  tool is a compsenhensive viewer for comparing  displaying anduralysing simulated results.
	troling the ul-edit wavefeam analysis
	dichlaria compenhensive viewes for contrain
I	displaying anderalysing simulated results who de dynamically linked to T-spice & S-edit with
	is of namically linked to T- ship to
	spice as - edit with


Beliangoral Domain Browner Structural Finite State Machine Register Domain (module) description treat cell Transister, Equation Masz Cell Placement modul Placement chip Floorplan Geometric Layout


Fig 1. Simplied VLSI begign flow in three domain




=) figs: Two terminal mos shuller.

#### Experiment -1











# Experiment - 2


Experiment No 2

AIM: To design and study the DC characteristic of NMOS






#### Id vs Vgs and sqrt(Id) vs Vgs (Vbs=1V)



#### Id vs Vgs and sqrt(Id) vs Vgs (Vbs=0V)



	Date
	The decam cueverant
	The decam cuevarient  To = K' co [2 (x/gs - VFO) VJS - VDS]
- Falledie	whose K'= fin Cox
	Regult +
	All sequenced parameters including reansion- ductance parameters (Kn) substease bias
	coefficient (y), channel sengh modulation (i), these hold voltage at jose and non-zero bias voltage (Vnu Vio) etc asse calculated &
	(1) there hold voltage at jello and non-zero
	bias voltag. (Vm, Vo) etc ase calculated &
	observed.
-	·
-	


Calculated	chsequed
0.27 V	D.38 V
0.35V	0·372 V
0.22 ma/V2	0 · 232 mA/V2
0.1 AA5	0.34 A
-	0.185
	0.27 V 0.25 V 0.29 ma/V <sup>2</sup> 0.1 V <sup>V</sup> 2


### EXPERIMENT – 3


	Page No
	Experiment - 3
	AIM -> To design and study DC characteristics of registive investor.
	of sesistive investes.
Soft	wase -> Pyxis
S -	Theory -> The basic structure Of a resistive load
	ack as the driver transistar. The load
	consists of a simple linear resistor to.
*	
	the diain current It is equal to the load current It
	Operation
	when the input de iver transistor is less
	Than + 12010010 10/1000 (V-4 > Vin ) -1,
	cusent is conducted so the voltage dach
	CESO QUO OLLO I
	Now the input voltage increases
	the non-zeso will start conducting
	Rating dias : it
<del> </del>	Inchearing the input voltage and us
	enters the linear segion and output would decrease
The pro-	The county decrease


	Page No
-	- The accult is platted on a graph
	-> The result is plotted on a graph between the relation of output and
	imput voltage
-	Triples Voltage
	$I_R = \frac{kn}{2} \left( \frac{1}{1} + \frac{vout}{E_c Ln} \right) \left( 2 \cdot \left( \frac{Vin - V_{TO}}{Vin} \right) \right) Vout - V_{TO} $
	Result ->
_	
	De characteristics of resistive load
	invester were successfully studied and verified.
-	tong t bay and
	CONT.
4.41	
	1000 1000
	4.00
all the same	The same of the sa
	E STATE OF THE STA

#### **EXPERIMENT-3**











- cmos inventer circuit



# **EXPERIMENT-4**


1	Date Date
	Expensiment -4
	Alm: To design and study De characteristics of emos invertes.
	Software - Pyxis
-2-	Theolog: Held both, nMOS and PMOS publishers  work is dylver than sistoms, when one is on, the other is off. The serup is called as complementally plos. The input is connected to gate tearninal of Both thanks is tooks, so that both can be triven discitly without input with 129es.  Operation in n-mos is saturation, if Vin>Vin, n and  Vos, n = (Vin, n-Vin) E.Ln = Visht, n=Vout (Vins n-Vin) E.Ln = Visht, n=Vout (Vin < Vin t) to saturation,  Vos, p = (Vsq. p-1Vin, p) is saturation,  Vos, p = (Vsq. p-1Vin, p) E.Lp = Visht  Vos, p = Vosit.

- V	W.V	100	PMOS
Vin	Vout.	nMUS	71,100
14	V .	cut-ofL	Linear
101550		Sallgation	Lineal
	711911		Samsahor
11/2			Sat
			Cut-Off
( )	Tajf J		2528
UNI			
	< \$\f\ \varphi_{\text{t}, n}\$  \[ \varphi_{\text{t}} \varphi_{\text{t}	Vil High  Vin Vin  Vin dow  7 (Vin) + Vin)  Vol	$\begin{array}{cccc}  & & & & & & & & & & & & \\  & & & & & &$




Dc Analysis

K=1




K=3




#### Transient Analysis

Kr =1




K=3




# **EXPERIMENT-5**


	EXP.5
	AIM > To design & study the characteristic
	Softunge Used -
-	Software Used > Tanner EDA
	Theory > for designing cMos, we wollhave a full up & a full down network with
	source fied objectly to ground.
	FOR MANO
	down network & 2 pmas as be in series as the pull
	FOR NICE
	down network & 2 pmor gates in series
	In NAND whenever
	high or if both of the up are low the ofp
	while if both of age high then the pull down
-	1 hoole t
	abbosite to this in NOR - 1
	opposite to this in NOR only when both the
	1. network ish
11	


	Page No Date
- F	on all the other configurations of p node is onnected to ground & therefore low ofp.
the state of the s	designed & studied.






	Date
	EXP 6
	AIM > To design & study the characteristic of CMOS MUX (2:1)
	Softunge Used -> Tanner EDA
0	Theory - Mult plezes is a multiple input & single output digital circuit. It basically helps us to choose between multiple in puts on the basis of select eines & passes the appropriate input as the
	output line! 4=510+115
0	Mux can be build using transmission gate Transmission gate acts as a bidisectional
	switch controlled by gate signal, when c=1 both the MOSFET are ON allowing the signal to pass through the gate. Similarly if can also be implemented using CMOS
	Result : A 2:1 (Mos Mux was implement







# **EXPERIMENT 7**


AIM > To design any boolean equation using transmission gate.  Y- (AB+CD)E  Software Used Tanner EDA  Theory Transmission gate is a bilateral swide with Nmos & Pmos. It is a cMos switch where Ph N mos are in parallel & constrolled by Complement signals. Nmos switch passes a good o but poor 1. & Pmos passes good of his directions.  The are efficient in implementing boolean functions.  Result > We used 3 To to implement given boolean equation.  The is just implemented & observed.  Then using that To we implement boolean eq. & further their waveforms.		EXP-7
Software Used Tanner EDA  Theory Transmission gate is a bilateral switch with Nmos & pmos. It is a CMos switch where PN N mos are in parallel & controlled by Complement signals. Nmos switch passes a good o but poor 1. & Pmos passes good of l'i' in both directions.  To are efficient in implementing boolean functions.  Result > We used 3 To to implement given boolean equation.		AIM > To degian any boolean equation using
Software Used Tanner EDA  Theory Transmission gate is a bilateral swift with Nmos & Pmos. It is a CMos switch where PX N mos are in parallel & controlled by Complement signals. Nmos switch passes a good o but poor 1. & Pmos passes good o's' I' in both directions.  To are efficient in implementing boolean functions.  Result > We used 3 To to implement given boolean equation.		Esansmission gate.
Software Used Tanner EDA  Theory Transmission gate is a bilateral switch with Nmos & Pmos. It is a CMos switch where PXN mos are in parallel & controlled by Complement signals. Nmos switch passes a good o but poor 1. & Pmos passes good o'&'I' in both directions.  Too are efficient in implementing boolean functions.  Result > We used 3 Too to implement given boolean equation.		Y= (AB+CD)E
Theory Transmission gate is a bilateral swife with Nmos & Pmos. It is a CMos switch where P&N mos are in parallel & controlled by Complement signals. Nmos switch passes a good o but poor 1. & Pmos passes good o's' I' in both directions.  Ton are efficient in implementing boolean functions.  Result > We used 3 Ton to implement given boolean equation.		0
P& N mos are in parallel & controlled by Complement signals. N mos switch passes a good o but poor 1. & I mos passes good o's' I' in both directions.  Too are efficient in implementing boolean functions.  Result > We used 3 Too to implement given boolean equation.		Software Used Tanner EDA
P& N mos are in parallel & controlled by Complement signals. N mos switch passes a good o but poor 1. & I mos passes good o's' I' in both directions.  Too are efficient in implementing boolean functions.  Result > We used 3 Too to implement given boolean equation.		Theory Transmission gate is a bilateral swite
P& N mos are in parallel & controlled by Complement signals. N mos switch parses a good o but poor 1. & PMOS parses good o'&'I' in both directions.  Too are efficient in implementing boolean functions.  Result > We used 3 Too to implement given boolean equation.		with Nmos & Pmos. It is a Mos switch where
Result > We used 3 To to implement given boolean equation.		PXN mos are in parallel & controlled by Complemen
Result > We used 3 To to implement given boolean equation.		signals. Nmos switch passes a good o but poor 1.8
Result > We used 3 To to implement given boolean equation.	_	PMOS passes good o'& I' in both directions.
Result > We used 3 To to implement given books an equation.		1 or are efficient in implementing boolean
hoteless equifor.		functions.
hope an equation.		Result > we used 3 Tos to implement given
Then using that Too we implement boaled  eq. & further their waveforms.		boole an equation.
-> Then using that Ton we implement boaled eq. I further their waveforms.		-> To is just implemented & observed.
eg. I further their waveforms.		-> Then using that Toy we implement boalea
	_	eg & further their waveforms.
	2	


















	Inno	ration -	<u>. I</u>		
Aim					
Design the	2:1	Multiple	er using	CMUS	legic.
Software Req					
Tomer ED	Α				
77					
Theory					
The expressi	ion for	211 M	ux is given	, ea	
	Y= 5'1	+ 5 B			
-n 1	cera ale	concie	ts of para	llel ion	nection of nmos
ol ages d	son go	euch th	of death of	e nmos	is connected to
fame of	numas trai	ncic tor	and vice v	ersa.	
Noute of	prince 250.				
The truth	truble to	1 2:1	MUX 18		
Select	In	euts	ou	Hub	
0	0	0		0	
0	0	1		1	
1	1	0		1	and the
,	3	)	N. S.	)	

	Date: Page Na.:
	Multiplexec is a device that selects one of several analog or digital inputs signals and forwards the select input into a single line.
	A multiplexer of 2° inputs how 'n' select lines which one used to select which input line to send to the output.
•	Multiplexee are mainly used to increase the amount of data that can be sent over the network within a certain amount of time & bondwidth.
	A multiplexer is also called a data selector.
•	Because they can "scleet" each input line are constructed from individual Analogue Switches encared in a single IC package as opposed to the "mechanical" type selectors such as normal conventional switches and relays.
•	In 2:1 Mus, when the data select input, A is low at legac o, input pauses its data through the NAND gate multiplenes circuit to the output whole other input is blocked.
D.	

happens and now input passes data to the outple.  So, by the application of either a logic "o" or a logic "1" at A we can select the appropriate input with the circuit acting a bit like a single pale double throw (SPDI) Switch.	when the data select	A is high	at logs	e 1 the	CENTRE
	So, by the applicas	ut passes a tion of eith can select	her a logication approach	ic "o" o	r a
				0 1	





	Fore No.
	Innovation-2
	Aim Simulate the XOR and XNOR gak using either CMUS logic or transmission gate.
	Softwore
	Theory
•	An xor gate pronounced as exclusive or gate is a digital legic gate that gives a true (i.e., High or 1) output when the no. of true inputs is odd.
,	An xor gate implements an exclusive or i.e, a true output results occurs if one & only one - of the inputs to the gate is true.
•	If both the input are false (i.e., low or 0) or both one true, a false output results.
_	

Scanned with CamScanner


Truth Table

Inputs		output	
A	6	*	
0	٥	O	
0	2		
	4	7	
3.		0	







	· vor represents the inequality function :, the output is true if the inputs are not alike otherwise the output is false.
i)	A common way to remember the XOR is "must have one or the other, but not both".
	XNOR hate
	The XNOR gate pronounced as exclusive nor is a digital logic gate whose function is the logical complement of the exclusive or gate.
•	Logically on XNOR gate is a NOT gate followed by
	The output is logical O when both inputs are some that means they are either 1 or 0. But in the case of xNOR gate, the output is 0 when only one input is 0 and the output Is I when both inputs are some that is either both of them are 0 or 1.



input		o atput
	6	×
0	0	
G	1	
1	0	٥
1	1	1





Result
Implementation of XOX & XNOR gate is
successfully.

