

Many improvements have been realized since 50 years but computers are still able to understand every single word pronounced by every one. Speech recognition is still a cumbersome problem. There are quite a lot of difficulties. The main one is that, two speakers uttering the same word, will say it very differently from each other. This problem is known as inter speaker variation (variation between speakers). In addition the same person does not


pronounce the same word identically on different occasions. This is known as intra speaker variation. It means that even consecutive utterances of the same word by the same speaker will be different. A listener would not be confused by this, but a computer might. The waveforms of speech signals also depend on the environmental conditions (noise, reverberation). Noise and channel distortion are very difficult to handle, especially when there is no prior knowledge of the noise or distortion.

EXISTING SYSTEMS :

Today many software based voice processors are in the market. But all these are operating system dependent and also the reliability of the software is very low. Hence we are designing a dedicated voice processor hardware chip for speech to text conversion, which will be useful in home automation, on/off controls and particularly for the visually impaired to use the computer.

WORKING PRINCIPLE:

Recognition systems can be broken down into two main types. Pattern recognition systems compare the patterns to the known/trained patterns to determine a match. Acoustic Phonetic systems use knowledge of the human body (speech production and hearing) to compare speech features (phonetics such as vowel sounds). Most modern systems focus on pattern matching approach because it combines nicely with current computing techniques and tends to have higher accuracy.



The voice processor is designed for speaker dependent and word by word speech recognition system. The pattern recognition techniques are used for matching the words.

BLOCK DIAGRAM DESCRIPTION :

ADC_IF :

Converts 14 bit serial data from the analog front end board to parallel data.


14 TO 8 BIT CONVERSION:

Digital representation of audio offers many advantages: high noise immunity, stability and reproducibility. Speech signals have a large dynamic range in the region of 60db, therefore requiring a large number of quantization levels. A typical channel would require a 12bit precision at a sampling rate of 8000 times/second. Hence there is a clear need for some form of speech compression techniques. These differ in the offered design complexities, audio quality, i.e. with minimal degradation and the amount of data compression performed. The ear is less sensitive to errors at high volume levels than at low volumes. i.e. accuracy of lower amplitude parts of the signal is more important than the higher amplitude parts. Therefore logarithmic quantization can reduce this data rate to 8 bit with very little degradation. Standard techniques are the European A-Law PCM and the American U-Law PCM, both found in CCITT G.711 standard.

μ law audio compression :

The transformation is essentially logarithmic in nature and allows 8 bits per sample output to cover a dynamic range equivalent to 14 bits of linearly quantised values. Unlike the linear quantization, the logarithmic step spacing represents low-amplitude audio signals with more accuracy than the higher amplitude signals.

BLOCK DIAGRAM :



The μ law transformation is :

$$c(x) / X_{MAX} = \text{LN}(1+\mu(X)/X_{MAX}) / \ln(1+\mu(X)) \quad 0 \leq (X)/X_{MAX} \leq 1$$

START OF SAMPLES :

Output is obtained from the ADC irrespective of whether speech is there or not. i.e surrounding noise level also acts as input to the ADC. Therefore there is a need for a logic that would determine whether the ADC output has crossed the threshold. This block provides an output signal if and only if the ADC output has crossed the threshold of noise, thus enabling only valid compressed data to be written on to the RAM.

STATE MACHINE LOGIC :

This block produces all necessary control signals to other blocks. For the real time recognition of speech, the corresponding word is to be recognized from the memory. The address for the samples is issued by this unit. For comparison of data, it gives a VALID signal to the compare block. It has a counter inside, which count the samples and correspondingly issues VALID signal to the COMPARE block, during that time the samples are compared. For the other periods there is no comparison.

MEMORY:

The block RAM in FPGA is accessed for both reading and writing of samples. I.e. it has to be selectively read/write enabled. There are eight block RAMs, of size 512x8 are there in the SPARTRAN FPGA chip used here. Out of that two memories(1024x8) are used for storing the samples of the word "HELLO" and one memory (512x8) is used for storing the word "GO".

SPEECH COMPARE :

The word to be typed is compared with the compressed sample already stored. The comparison is done only for the period of VALID signal. In a similar manner all the samples are compared and the result is passed to the next block.


COUNT 1&2 :

The output from the compare block is counted here. If the input speech matches the stored samples then a count is increased. This is also done in the valid region, specified by the State machine block.

DECISION MAKING:


At the end of the comparison the decision making circuit analyses the count values and gives the result "HELLO" or "GO" or no word whichever has been detected.

PROPOSED ALGORITHM :



SIMULATION RESULTS :

The project is simulated using VHDL. Simulation for the encoder and speech store blocks are given below.



speech.

It can be developed to provide security to speech also.

REFERENCES :


1. J. Palomaki, Guy Brown, "Missing Data Speech Recognition in Reverberant Conditions". IEEE Transactions on Speech Processing, Jan'2002.

2. P. Cooke, P.D. Green, L. Josifovski and A. Vizinho "Robust automatic Speech Recognition with Missing and Unreliable acoustic data" Speech Communication.

www.speechgroups.com

www.xilinx.com

www.comspeech.edu



CONCLUSION :

The project is implemented in VHDL and downloaded in SPARTRAN FPGA chip. The voice processor chip proposed here thus produces recognition for two words "HELLO" and "GO". At this stage this chip can be used for controlling portable devices. For example toys can be controlled by human voice. Thus the chip is designed for speaker dependent, word by word utterance. This will surely be a boom to the the blind people.

FUTURE WORK :

This project can be developed for connected words and continuous