



Continuous Assessment Test - II

Programme Name & Branch: B.Tech - ECE

Course Name & Code: Digital Logic Design & ECE2003

Class Number:

Exam Duration: 2.00 PM - 3.30 PM

Slot: B1

Date: 30.9.18

Maximum Marks: 50

	Answer ALL Questions.	
Q. No	Ques	Marks
1./	Using a active low output decoder and external gates, design the combinational circuit defined by the following three Boolean functions:	10
2.	$f_1 = \bar{x}y\bar{z} + x\bar{y}, f_2 = \bar{x}\bar{y}z + x\bar{z}, f_3 = xy\bar{z} + xy$ Design the following using only one 4.1 Digital Society in the following using the followin	
	Design the following using only one 4:1 Digital Switch, in which K and M are the data inputs. $Z(KLMN) = K\overline{LN} + KL\overline{M} + LMN + \overline{KLMN}$, with don't care condition $(\overline{KLMN}, K\overline{LMN})$	10
3.	Draw the hardware logic that get infer for the following Verilog code. Rewrite the Verilog code using conditional operator.	10
	module que3 (e,l,a,b,c,d);	
	output a, b, c, d; reg a, b, c, d;	
	input e; input [1:0] 1; wire [1:0] 1;	
	always @ (e or 1) begin case (1)	
	2'd0: begin a = e; b = 0; c = 0; d = 0; end	Mile s
	2'd1: begin $a = 0$; $b = e$; $c = 0$; $d = 0$; end 2'd2: begin $a = 0$; $b = 0$; $c = e$; $d = 0$; end	
	2'd3: begin $a = 0$; $b = 0$; $c = 0$; $d = 0$; end	F 75.5
	endcase	1000
	end endmodule	1
1	Draw the circuit diagram with the truth table and write the structural level Verilog	10
	code.	1000
	$A \longrightarrow w = ab + a\bar{c}\bar{d}$	130
	$A \longrightarrow W = ab + aca$	
	$B \longrightarrow \text{Digital} \longrightarrow x = \bar{b}c + \bar{b}d + b\bar{c}\bar{d}$	
	$C \longrightarrow Block \longrightarrow y = c \oplus d$	
	$D \longrightarrow z = d$	
		The second second