## CS/B.TECH/IT/ODD SEM/SEM-5/IT-502/2016-17



# MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL Paper Code: IT-502

## COMPUTER ARCHITECTURE

Time Allotted: 3 Hours

Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

#### GROUP - A

## ( Multiple Choice Type Questions )

Choose the correct alternatives for the following:

 $10 \times 1 = 10$ 

- i) Size of virtual memory is equivalent to the size of
  - a) main memory
  - b) secondary memory
  - c) cache memory
  - d) totality of (a) and (b).
- ii) The branch type instructions in program cause
  - a) data hazard
- b) structural hazard
- c) control hazard
- d) none of these.

5/50002

[ Turn over

## CS/B.TECH/IT/ODD SEM/SEM-5/IT-502/2016-17

- iii) In which category of Flynn's classification of computers do the array processors fall?
  - a) SISD

b) SIMD

c) MISD

- d) MIMD.
- iv) Code sharing is possible in
  - a) paging

- b) segmentation
- c) both (a) and (b)
- d) none of these.
- v) The pre-fetching is a solution for
  - a) data hazard
- b) structural hazard
- c) control hazard
- d) none of these.
- vi) Several switch boxes are used in
  - a) single stage networks
  - b) multi-stage networks
  - c) multi-port memory networks
  - d) cross-bar switch networks.
- vii) The instruction execution flow in the pipeline processor is represented by
  - a) reservation table
- o) data-flow diagram
- c) time-space diagram d) flow chart.

5/50002

2

CS/B.TECH/IT/ODD SEM/SEM-5/IT-502/2016-17 viii) A no. of pipelines that are working in parallel are used in

- pipelining
- super-pipelining
- superscalar
- VLIW processor.

The no. of operating system that controls a multiprocessor system is

- one
- b) two
- three

5/50002

equal to the no. of processor attached to the system.

The protection against unauthorized access can be achieved by

- any single stage network
- any multi-stage network
- multi-port memory network
- cross-bar switch network.

| Turn over

CS/B.TECH/IT/ODD SEM/SEM-5/IT-502/2016-17

#### GROUP - B

## (Short Answer Type Questions)

Answer any three of the following  $3 \times 5 = 15$ 

What is VLIW processor? How it is differ from superscalar architecture? How will you design a VLIW 1 + 2 + 2processor?

- What are in-order issue and out-order issue in superscalar pipeline? Describe with an example.
- Describe the Shuffle-Exchange and Omega network of SIMD interconnection network.
- What is cache coherence problem? What are the several protocols to solve this problem? 1 + 4
- What is Flynn's taxonomy? Compare RISC and CISC machines.

### GROUP - C

## (Long Answer Type Questions)

Answer any three of the following.  $3 \times 15 = 45$ 

What is the difference between computer 7. a) organization and computer architecture?

5/50002

4

3

CS/B.TECH/IT/ODD SEM/SEM-5/IT-502/2016-17

- b) What is meant by pipeline architecture? How does it improve the speed of execution of a processor?
- c) Consider the following reservation table for a 4-stage pipeline with a clock cycle t = 20 ns:

1	2	3	4	5_	6	_
×					×	\$1
	×		×	Ĺ		S2
		_ ×			<u></u>	S3
			×	×		S4

- i) What are the forbidden latencies and the initial collision vector?
- ii) Draw the state transition diagram for scheduling the pipeline.
- iii) Determine the MAL associated with the shortest greedy cycle.
- iv) Determine the pipeline throughput corresponding to the MAL and given t.
- v) Determine the lower bound on the MAL for this pipeline. 2 + 5 + 8

## CS/B.TECH/IT/ODD SEM/SEM-5/IT-502/2016-17

- 8. a) What is the arithmetic pipeline? Describe with an example.
  - b) What do you mean by pipeline hazards? What is a data hazard? What are several types of data hazards and the solutions of these?
  - c) What is register tagging or data forwarding?
     Describe several methods of it.
- 9. a) What is virtual memory? Why is it called virtual?
  What are the advantages of it?
  - b) what is locality of reference? Explain the concept of cache memory with it.
  - c) What are the advantages of split cache memory?
  - d) Given the following, determine the size of subfields in the address for several mapping schemes of cashe memory.

Main memory size: 512 MB, Cache memory size:

1 MB, Address space of processor: 512 MB,

Block size: 128 B, 8 blocks in cache set.

4 + 3 + 2 + 6

## CS/B.TECH/IT/ODD SEM/SEM-5/IT-502/2016-17

- 10. Write short notes on any three of the following:  $3 \times 5$ 
  - a) Array processor
  - b) Cluster computer
  - c) Data flow computer
  - d) Systolic architecture
  - e) Vector processor.