| | Utech |
|---------------------------|-------|
| Name: | |
| Roll No.: | |
| Invigilator's Signature : | |

CS/B.Tech(CSE)(O)/IT(O)/SEM-3/EC-312/2012-13 2012

DIGITAL ELECTRONICS AND LOGIC DESIGN

Time Allotted: 3 Hours Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

GROUP - A

(Multiple Choice Type Questions)

1. Choose the correct alternatives for any ten of the following:


 $10 \times 1 = 10$

- i) The octal equivalent of the binary number 11010111 is
 - a) 656

b) 327

c) 653

- d) D7.
- ii) A minterm is nothing but
 - a) Standard sum terms
 - b) Standard product terms
 - c) May be standard sum term or product term
 - d) None of these.
- iii) Identify the operation of the following logic gate circuit :



- a) OR gate
- b) AND gate
- c) NOT gate
- d) none of these.

3201(O) [Turn over

CS/B.Tech(CSE)(O)/IT(O)/SEM-3/EC-312/2012-13




a) CMOS

b) ECL

c) TTL

d) RTL.



a) RAM

- b) EEROM
- c) EPROM
- d) PROM.

vi) A ring counter consists of 5 flip-flops will have

- a) 5 states
- b) 10 states
- c) 32 states
- d) none of these.

vii) The flip-flop, which is free from race around problem is

- a) R-S flip-flop
- b) Master-slave JK flip-flop
- c) J-K flip-flop
- d) None of these.

viii) Identify the carry expression of full adder circuit:


a)
$$X^{I}Y + ZX^{I}$$

b)
$$XY + YZ + ZX$$

c)
$$XY^{\prime} + YZ^{\prime} + ZX$$

d)
$$X^{\prime}Y^{\prime} + XZ^{\prime} + YZ$$
.

ix) Identify the operation of the circuit in the negative level logic system. :



a) AND

b) OR

c) NAND

d) NOR.

- x) The counter which requires maximum number of flipflops for a given MOD number is
 - a) Ripple counter
 - b) BCD counter
 - c) ring counter
 - d) programmable counter.
- xi) What is the minimum number of two-input NAND gates used to perform the function of two-input OR gate?
 - a) One

b) Two

c) Three

d) Four.

GROUP - B

(Short Answer Type Questions)


Answer any three of the following.


 $3 \times 5 = 15$

- 2. Draw Ex-OR gate circuit using minimum number of NAND gates and NOR gates.
- 3. Implement a 16:1 MUX using only 4:1 MUX. Show block diagram only.
- 4. What are the Schottky diode and schottky transistor? What are the advantages of ECL logic family?
- 5. Simplify the following function using K-Map.

$$F(W, X, Y, Z) = W^{I}X^{I}Y^{I} + X^{I}YZ^{I} + W^{I}XYZ^{I} + WX^{I}Y^{I}.$$

6. Converter the following circuit into a multilevel circuit using all NAND gates. Assume that the three and complement of all variables are available to the circuit.








Answer any *three* of the following.

 $3 \times 15 = 45$

7. a) Design a clocked synchronous sequential network whose state diagram is given below:



- b) Design a combinational circuit, which converts excess 3 number to its corresponding BCD number. 7
- 8. a) Implement the following Boolean expressions using PAL. $F_1(A, B, C, D) = \sum_{i=0}^{\infty} (1, 2, 5, 7, 8, 10, 12, 13).$
 - b) Implement a full adder circuit using minimum number of NOR gates only. 5
 - c) An 8:1 MUX has inputs A, B, C connected to select lines S_2 , S_1 , S_0 respectively. The data inputs I_0 to I_7 are connected as, $I_1 = I_2 = I_7 = 0$, $I_3 = I_5 = 1$, $I_0 = I_4 = D$, $I_6 = D^I$. Determine the Boolean expression of the MUX output.
- 9. a) Design a MOD-6 synchronous counter using J-K flip-flop.
 - b) (i) $F = AB + (AC)^{l} + AB^{l}C(AB + C)$ (ii) $F = ((XY^{l} + XYZ)^{l} + X(Y + XY^{l}))^{l}$.
- 10. a) What is the race around condition of J-K flip-flop? How can it be avoided?
 - b) Design a BCD to 7-segment decoder using multiplexers.

10