|                           | Utech                                   |
|---------------------------|---|
| Name:                     |   |
| Roll No.:                 | In Spinisor Ly Knowledge Find Expellent |
| Invigilator's Signature : |   |

# CS/B.Tech (ICE/EEE/EE(O)/PWE)/SEM-4/EC-402/2011 2011

# DIGITAL ELECTRONICS AND INTEGRATED **CIRCUITS**

Time Allotted: 3 Hours Full Marks: 70

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

### GROUP - A

# ( Multiple Choice Type Questions )


Choose the correct alternatives for any ten of the following: 1.

 $10 \times 1 = 10$ 

- In which code do the successive code characters differ i) in only one position?
  - a) Hamming code
- b) Excess-3 code
- c) Gray code
- d) ASCII code.
- ii) If  $t_p$  is the pulse width,  $\Delta t$  is the propagation delay and T is the period of pulse train, then which one of the following conditions can avoid the race around conditions?
  - a)  $t_p = \Delta t = T$
- b)  $2t_p > \Delta t > T$
- c)  $t_p < \Delta t < T$  d)  $2t_p < \Delta t < T$ .

4104 [ Turn over






c)

Gray

d)

Octal.




- viii) Which one of the following is a self complementing code?
  - a) Ex-3 code
- b) Gray code
- c) 8421 code
- d) None of these.
- ix) A clock frequency of 100 kHz is applied to MOD 8 followed by a decade counter. What will be the output frequency?
  - a) 12.5 kHz
- b) 10 kHz
- c) 1.25 kHz
- d) None of these.
- x) A 3-bit synchronous counter uses flip-flops with propagation delay time of 20 ns each. The maximum possible time required for change of state will be
  - a) 60 ns

b) 40 ns

c) 20 ns

- d) none of these.
- xi) If the negative logic is used, the diode gate shown in the given figure will represent



- a) OR gate
- b) AND gate
- c) NOR gate
- d) NAND gate.

# CS/B.Tech (ICE/EEE/EE(O)/PWE)/SEM-4/EC-402/2010 xii) The minimum number of NAND gates required to implement $A + A\overline{B} + A\overline{B}C$ is equal to a) 0 b) 1 c) 4 d) 7.

xiii) The race-around condition does not occur in ...... flip-flop.


- a) J-K
- b) Master slave
- c) T
- d) None of these.

xiv)  $(11011)_2$  in BCD 8421 code is

- a) 00011011
- b) 00100111
- c) 11011001
- d) 01101100.

xv) For a shaft encoder, the most appropriate 2-bit code is

- a) 11,10,01,00
- b) 11,10,00,01
- c) 01,10,11,00
- d) 01,00,11,10.



# GROUP – B ( Short Answer Type Questions )

Answer any three of the following.



- 2. What is fan-out? What is the basic difference between a latch and an edge triggered Flip-Flop?
- 3. Design a full adder using 3 : 8 decoder with all active low outputs and additional logic gates if required.
- 4. Realize the following function by minimum number of 2-input NAND gates only

F(A, B, C, D) = B(A + CD) + AC

- 5. Draw the output waveform of J-K flip-flop for input sequence J = 1011010 and K = 0110110
  - a) The Flip-Flop is positive edge-triggered
  - b) The Flip-Flop is negative edge-triggered.
- 6. With the help of a block diagram, explain the working principle of a serial adder.

#### **GROUP - C**

# (Long Answer Type Questions)

Answer any *three* of the following. 3

 $3 \times 15 = 45$ 

7. a) Implement the following function using  $3 \times 4 \times 2$  PLA:

$$F_1\Big(A,\ B,\ C\Big) = \sum \Big(3,\ 5,\ 6,\ 7\Big),\ F_2\Big(A,\ B,\ C\Big) = \sum \Big(0,\ 2,\ 4,\ 7\Big).$$

- b) Describe the R-2R ladder type D/A converter.
- c) What do you mean by resolution?

6 + 8 + 1

### CS/B.Tech (ICE/EEE/EE(O)/PWE)/SEM-4/EC-402/201

- 8. a) What is CLA adder? Define the terms 'carry generate' and 'carry propagate'. Design the CLA adder and explain its operation.
  - b) What are the differences between serial adder and parallel adder?
  - c) Design a logic diagram using logic gates and four full adder module for addition/subtraction, a control variable P such that this operate as full adder when P = 0 and full subtractor when P = 1.

(1+2+5)+2+5

- 9. a) Explain the operation of dual slope integration type A/D converter. Derive the expression of the output voltage.
  - b) Draw the circuit diagram of 2 input TTL NAND gate and explain how it works. Write down the truth table.
  - c) What do you mean by resolution? 7 + 7 + 1
- 10. a) What are the facilities available in universal shift register? How can a 4-bit universal shift register be realized using multiplexers and Flip-Flops.
  - b) Write down the count sequence of a 3-hit binary Down Counter. Design a Ripple counter using negative edge triggered *T* Flip-Flops for the sequence.
  - c) What is race-around condition ? How it can be eliminated ? 7 + 5 + 3

CS/B.Tech (ICE/EEE/EE(O)/PWE)/SEM-4/EC 402



11. a) Simplify the Boolean function:

$$F = \sum_{m} (0, 2, 3, 6, 7) + \sum_{d} (8, 10, 11, 15)$$
 Using K-map

method.

- b) Design a full subtractor circuit with the help of full-adder circuit and one NOT gate. Write down the expression & truth table in favour of your design.
- c) Which code is known as self complementing code ? Explain you answer. 7 + 5 + 3

4104