NATIONAL INSTITUTE OF TECHNOLOGY, KURUKSHAETRA THEORY EXAMINATION

Question Paper

Month and Year of Examination: Nov.-Dec. 2019

Programme: B.Tech

Subject: Computer Organization and Architecture

Course No: ITPC29

Which of the

118 c)20

Number of Questions to be attempted: 5

Semester: IIIrd

Maximum Marks:50 Time Allowed: 3 hrs

Total no of Questions: 5 gentless routibut bus routibut a moon Total No of Pages Used:2

Note: All questions are compulsory. Marks are indicated against each question. There is internal choice within Question 2 and Question 4

Q1	(i) What do you understand by Von Neumann type computation? Explain the organization of
	Von Neumann Computer using a schematic diagram. Point out the shortcomings of the Von
ess par	Neumann Architecture. (5 marks) notes are there in the operation of the same with the same and the same are the same as the same are th

(ii) Discuss a few issues concerning computer architecture and organization (5 marks)

Q2 (i) Consider a pipeline having 4 phases with duration 60, 50, 90 and 80 ns. Given latch delay is 10 ns. Calculate-Pipeline cycle time, Non-pipeline execution time, Speed up ratio, Pipeline time for 1000 tasks, Sequential time for 1000 tasks, throughput? (5 marks)

(ii)Show the hardware that implements the following statement. Include the logic gates for control function and a block diagram for binary counter with a count enable input (5 marks)

$$x yT_0 + T_1 + y'T_2$$
: AR<--- AR+1

RO cache with 8 cache blocks (0-7). If the memory bl

(iii) Consider an instruction pipeline with four stages (S1, S2, S3 and S4) each with combinational circuit only. The pipeline registers are required between each stage and at the end of the last stage. Delays for the stages and for the pipeline registers are as given in the figure. What is the approximate speed of the pipeline steady state under ideal condition compared to the corresponding non-pipeline implementation? (5 marks)

