							anean /
Nan	ne :						A
Roll	<i>No.</i> :					To Amount	W. Kanadalar Pad Explored
Invi	gilato	r's Si	gnature :				
		CS/	B.TECH (CS	SE)(N)/((IT)(N)/S	EM-3/CS-30	01/2012-13
				20	12		
		ANA	ALOG & D	IGIT!	AL ELE	CTRONIC	cs
Time Allotted: 3 Hours						Full Marks: 70	
		The	e figures in t	he mara	gin indica	te full marks	i.
Ca	ndida		are required t			•	
			_	•	s practica		
			C	is jui ui	s practica	iDie.	
				GROU	P – A		
			(Multiple (Choice	Type Qu	estions)	
1.	1. Choose the correct alternatives for any <i>ten</i> of the following						
							$10 \times 1 = 10$
	i)	A 2 calle	-transistor ed	class <i>E</i>	3 power	amplifier is	s commonly
		a)	push-pull		b)	dual	
		c)	differential		d)	none of the	se.
	ii)	A sta	able multivil	orator h	as		
		a)	no stable st		b)		
		c)	two stable s		d)		se.
	iii)	Schmitt trigger circuit generates					
		a)	triangular v		b)	square way	
	. ,	c)	saw tooth v		d)	none of the	se.
	iv) A Wien-bridge oscillator has a frequency						
		a)	$\frac{1}{2\pi\sqrt{RC}}$		b)	$\frac{1}{\sqrt{RC}}$	
		c)	$\frac{1}{2\pi RC}$		d)	none of the	ese.

3152(N) [Turn over

CS/B.TECH (CSE)(N)/(IT)(N)/SEM-3/CS-301/2012-13

v) Which of the following oscillators is used frequency? a) Crystal oscillator b) Hartley oscillator c) RC phase-shift oscillator Colpitts oscillator. d) vi) A + A'B + B' is equal to \boldsymbol{A} b) B'a) c) 1 d) 0. Negative feedback in an amplifier is vii) reduced gain a) increased noise b) increased frequency & phase c) reduced bandwidth. viii) How many minimum NOR gates is required to implement NAND gate? a) 3 4 b) 2. c) d) The digital logic family which has minimum power ix) dissipation is TTL **RTL** a) b) c) DTL d) CMOS. x) If the input to T-flip-flop is 100 Hz signal, the final output of the three T-flip-flops is cascade is 1000 Hz a) b) 500 Hz c) 300 Hz d) 12.5 Hz. xi) Which one is the sequential circuit? a) Multiplexer b) Decoder c) Encoder d) Counter. 2

d)

- xii) 8421 is a
 - a) weighted code
- b) non-weighted code
- c) complementary code
- none of these.

GROUP - B

(Short Answer Type Questions)

Answer any *three* of the following

- $3 \times 5 = 15$
- 2. Implement Full-adder circuit using two Half-adders. Write the truth table of Half-subtractor. 3 + 2
- 3. What is Multiplexer? Why is it called 'data selector'? Write the important characteristics of digital IC. 2 + 1 + 2
- 4. Implement the function $F(A,B,C) = \sum m(1,3,5,6)$ using decoder. What is the difference between combinational circuit and sequential circuit?
- 5. Draw and explain the operation of Monostable multivibrator using 555 Timer.
- 6. Draw and explain the Schmitt trigger circuit.

GROUP - C

(Long Answer Type Questions)

Answer any three of the following.

 $3 \times 15 = 45$

- 7. a) Write truth table, circuit diagram and timing diagram of SR flip-flop using NOR gate.
 - b) Convert D flip-flop to JK flip-flop.

- 8 + 7
- 8. a) Design a 2-bit Asynchronous up counter using negative edge trigger JK flip-flop and draw timing diagram.
 - b) Design a MOD-6 Synchronous counter using JK flipflop. 6+9
- 9. Write short notes on any *three* of the following:
- 3×5

- a) Johnson counter
- b) TTL family
- c) Serial input parallel output shift register
- d) BCD adder
- e) 8:3 encoder.

CS/B.TECH (CSE)(N)/(IT)(N)/SEM-3/CS-301/2012-13



- 10. a) What are the advantages of negative feedback?
 - b) Explain the operation of a phase shift oscillator with circuit diagram.
 - c) Derive an expression for its frequency of oscillation.

3 + 6 + 6

- 11. a) Explain the working of a R-2R Ladder type DAC with a neat circuit diagram.
 - b) Explain the working of a successive approximation register (SAR) type ADC. 7 + 8

========

3152(N)