CS/B.Tech/IT/Odd/Sem-7th/IT-705D/2015-16



MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

IT-705D

MICROELECTRONICS AND VLSI DESIGN

Time Allotted: 3 Hours Full Marks: 70

The questions are of equal value.

The figures in the margin indicate full marks.

Candidates are required to give their answers in their own words as far as practicable.

All symbols are of usual significance.

GROUP A (Multiple Choice Type Questions)

l.	Answer any ten questions.		$10 \times 1 = 10$	
(i)	Synthesis translate from			
	(A) physical description behavioral description			
	(B) structural to physical description			
	(C) behavioral description to structural description			
	(D) structural description to behavioral description			
(ii)	FPGA is a			
	(A) Full custom ASIC	(B) Semi custom ASIC		
	(C) Programmable ASIC	(D) Structured ASIC		
(iii)	Which technology is not use in	FPGA		
	(A) Static Technology	(B) Dynamic Ram		
	(C) Anti-fuse Technology	(D) EEROM Technology		
7409		1	Turn Over	

CS/B.Tech/IT/Odd/Sem-7th/IT-705D/2015-16

(iv)	CLBs	stand	for
------	------	-------	-----

- (A) gate array design style
- (B) slandered cell based design
- (C) field programmable gate array layout
- (D) full custom design

(v)	The	example	of p	hysical	defect	is
-----	-----	---------	------	---------	--------	----

(A) oxide de-effects

(B) resistive shorts and opens

(C) slower transition

(D) none of these

(vi) LUT is used in

(A) CPLD

(B) ASIC

(C) FPGA

(D) SPDL

(vii) What is the full form of VSDL

- (A) Very High Speed Digital Logic
- (B) Verilog Hardware Description Language
- (C) Very High Digital Language
- (D) None of these

(viii) In PLA

- (A) only AND array is programmable
- (B) only OR array is programmable
- (C) both AND and OR array are programmable
- (D) microcell is the binding block

(ix) Which of the following is not the part of the FPGA

(A) RTL

(B) I/O

(C) PI

(D) CLB

(x) In which type of ASIC, the cell size is variable?

(A) full custom

(B) standard cell

(C) gate array

(D) FPGA

7409 2

CS/B. Tech/IT/Odd/Sem-7th/IT-705D/2015-16

(XI)	Mm-cut algorithm is a	
	(A) placement algorithm (C) testing algorithm	(B) routing algorithm (D) floor planning algorithm

GROUP B (Short Answer Type Questions)

	Answer any three questions.	3×5 = 1:
?	What is ASIC? What is the advantage of ASIC? Describe ASIC Design flow?	2+1+2
ŧ.	What is Y chart? Describe the steps of digital VLSI design?	2+3
4.	What is FPGA? Describe the basic architecture of FPGA?	2+3
4	Draw a 2 input NAND gate using lay out technique? Derive the current voltage equation of the n-channel MOSFET?	3+2
ń	Write a VSDL code in behavioral mode for full adder.	4

GROUP C (Long Answer Type Questions)

		Answer any three questions.	3×15 = 45
j	(11)	What is the advantage of VLSI technology? What are the challenges of VISI technology?	3+2
	(b) (c)	Describe the FPGA Design flow? Explain the feature of ASIC? Explain the front end and back end process in a VLSI design process? What is noise margin?	3+2 4+1

7409 3 Tum Over

CS/B.Tech/IT/Odd/Sem-7th/IT-705D/2015-16

(b)	How logic capability of PLA is measured? What is the different between PAL and PLA? Implements the following function using PLA: (i) f = A'B + AB' (ii) f = A + (B + C').D	3 2 5
(d)	Explain the architecture of PLD?	5
(b)	Describe p-well fabrication mode with proper diagram? What is stick diagram? Describe CMOS inverter with stick diagram? Explain short channel effect of MOS structure?	8 1 3 3
	What are the different styles of describing the architecture of VSDL? Explain with example. Write down VSDL code for 4 to 1 MUX and obtain the code for 16 to 1 MUX using this 4 to 1 module?	9 6
(b) (c) (d)	Write short notes on any three of the following: n-well fabrication Body Effect NOR gate using CMOS Look Up Table (LUT) for FPGA Types of VLSI Chips.	3×5

7409

HTTP://WWW.MAKAUT.COM HTTP://WWW.MAKAUT.COM