

## Final Assessment Test - November 2019 VLSI System Design

Course: ECE3002

Class NBR(s): 2411 Time: Three Hours

Slot: B1+TB1

Max. Marks: 100

KEEPING MOBILE PHONE/SMART WATCH, EVEN IN 'OFF' POSITION, IS EXAM MALPRACTICE Answer ALL Questions

(100 Marks)

Determine for each of the measurements the operation region of the transistor. 1.

[10]

Measurement number	VGS (V)	VDS (V)	VSB (V)	ID (nA)	Operation Region?
1	-2.5	-2.5	0	-84 375	
2	1	t	0	00	
3	-0.7	-0.8	0	-1 04	
4	-20	-2.5	0	-56.25	

- a) Explain the following short channel effects, 2.
  - (i) Velocity Saturation
  - (ii) Sub-threshold leakage current
  - b) Consider the CMOS inverter with the following device parameters:

[5]

[5]

 $nMOS: V_{tn} = 0.4 V K_{n} = 60 \mu A/V^{2}$ 

pMOS:  $V_{to} = -0.6 \text{ V K}_{o} = 25 \mu \text{A/V}^2$ 


Also let the power supply voltage be Voo = 3.0 V and the channel length of both transistors be

 $L_{n} = L_{0} = 0.8 \, \mu m$ .

Determine the  $(W_n/W_p)$  ratio such that the inverter switching threshold voltage  $V_M = 1.5 \text{ V}$ 

a) What is the output function of the circuit shown in Fig.1 3.

[5]



SEARCH YIT QUESTION PAPERS ON TELEGIRAM YO JOIN




[5]


- b) Consider the circuit of Fig. 2.

  I) Assume that the initial voltage on  $V_{out} = 0$ . A step from 0 to  $V_{oo}$  is applied at the input. Determine the final voltage at Vour.

  (from Voo to 0 V) is applied at the input. Determine again the final Subsequently, a negative step (from Voo to 0 V) is applied at the input. Determine again the final
- voltage at Vous




- 4. Show the circuit diagram for  $f(a,b,c)=ab+\overline{a}\,\overline{b}\,\overline{c}$  implemented with Transmission gate and [10] PMOS PTL.
- Determine the worst case  $t_{\text{ph}}$  and  $t_{\text{ph}}$  transitions in the complex gate given in Fig.3 below. Assume  $W_a = 2\mu m$ .




OR

- Size the transistors in an implementation of f(a, b, c, d) = ab'cd' + a'c' + dab to achieve the same [10] worst-case pull-up and pull-down resistances as a minimum-width balanced inverter. Explain the impact of capacitance on delay, and why considering only resistances is insufficient for perfectly balancing  $t_{ab}$  and  $t_{ab}$ . [10]
- Use the concept of logical effort to size the gates in the circuit shown in Fig.4 to minimize the delay for path A to B.



[10]


7.(a) Sketch the schematic for the layout shown in Fig.5. Determine the Boolean expression for the gate. [10] Also estimate the optimized area using lambda rules.



7.(b) Design a single CMOS logic gate to perform the following function. Sketch a stick diagram for the [10] designed CMOS gate.

$$Y = (\overline{A} \cdot \overline{B}) + \overline{B \cdot C} + C$$

- 8. a) List two advantages of ratioed logic, and two disadvantages of ratioed logic. [10] b) Implement f(a, b, c, d) = ab'cd' + a'c' + dab using DCVSL. State the main advantages of DCVSL.
- The circuit shown in Fig.6 is a static or dynamic sequential circuit? Justify your answer. Is this a
   positive or negative latch? For which clock phase is the output equal to the input? Justify your answer.



Design a carry look ahead adder and compare its speed with Ripple carry adder.

[10]