



VIT
Vellore Institute of Technology
ESTABLISHED IN 1984

Continuous Assessment Test – II

Programme Name & Branch: B.Tech, ECE

Course Name & Code: Analog Electronic Circuits-ECE 2002

Semester: Fall-2019-20


Slot: D1

Exam Duration: 90 Min

Maximum Marks: 50

General instruction(s):

Assume constants whenever it is needed

Answer ALL questions		
S.No.	Question	Marks
1.	<p>Consider the amplifier in Fig.1. The MOSFET is biased at $I_D = 1.06$ mA and $g_m = 0.725$ mA/V and $r_o = 47$ kΩ. The mid band analysis showed that $V_o/V_i = -4.4$ V/V and $R_m = 2.33$ MΩ. Select the appropriate values for the two capacitors so that the low frequency response is dominated by a pole at 100 Hz with the other pole at least a decade lower. Neglect R_D while calculating C_{C2}.</p>  <p style="text-align: center;">Fig.1</p>	10
2.	<p>In a MOSFET amplifier, $R_{sig} = 100$ kΩ, $R_G = 100$ kΩ, $C_{gs} = 1$ pF, $C_{gd} = 0.2$ pF, $g_m = 3$ mA/V, $r_o = 50$ kΩ, $R_D = 8$ kΩ, and $R_L = 10$ kΩ. Determine the expected 3-dB cutoff frequency f_H and the midband gain. If it is possible to replace the MOSFET with another having the same C_{gs} but a smaller C_{gd}, what is the maximum value that its C_{gd} can be in order to obtain an f_H of at least 1 MHz.</p>	10
3.	<p>Calculate the input power, output power and efficiency for the circuit of Fig.2. The input results in a base current of 6 mA rms. find the input power dissipated by the circuit, if R_B is changed to 1.5 kΩ. What maximum output power can be delivered by the circuit of Fig. 2 if R_B is changed to 1.5 kΩ?</p>	10

SEARCH VIT QUESTION PAPERS
ON TELEGRAM TO JOIN




Fig.2

4.	<p>An NMOS differential pair is biased by a current source $I = 0.2 \text{ mA}$ having an output resistance $R_{SS} = 100 \text{ k}\Omega$. The amplifier has drain resistances $R_D = 20 \text{ k}\Omega$, using transistors with $k'_n W/L = 2.5 \text{ mA/V}^2$.</p> <p>a) If the output is taken single-endedly, find A_d, A_{cm} and CMRR</p> <p>b) If the output is taken differentially and there is a 1% mismatch between the drain resistances, find A_d, A_{cm} and CMRR.</p>	10
5.	<p>Design a MOSFET differential pair which produces a differential output voltage of 2 V when</p> <p>(a) $v_1 = -90 \text{ mV}$ and $v_2 = +90 \text{ mV}$</p> <p>(b) when one of the transistor grounded.</p> <p>The transistor parameters are $V_{tn} = 0.8 \text{ V}$, $k'_n(W/L) = 0.4 \text{ mA/V}^2$ and $\lambda = 0$. Choose the supply voltage to be $\pm 10 \text{ V}$ with a constant current source of 5 mA. Also determine the maximum common mode input voltage.</p>	10