

## CAT-1

Course: ECE3002-VLSI System Design

Time: 1.3 hours

Slot: B1+TB1

Programme: B. Tech (ECE)

Max.Marks:50

Sem: Fall 2019-20

## Answer ALL Questions

1) Assume, nMOS:  $V_{in} = 0.6 \text{ V}$   $K_n = 60 \,\mu\text{A/V}^2$ . Also let the power supply voltage (10) be  $V_{DD} = 3.0 \text{ V}$  and the width and channel length of the transistors be  $W_n = L_n = 0.8 \,\mu\text{m}$ . Find the region of operation for each transistor in Fig.1. Find the drain current in each of the cases.




Fig. 1

- 2) a) Consider an nMOS transistor with the following parameters:  $t_{ox} = 8$ nm, (5) L=0.4µm, W=0.6 µm,  $L_D=L_S=0.25$  µm,  $Cj_O=2 \times 10^{-3}$  F/m², and  $Cj_Sw_O=2.75$   $\times 10^{-10}$  F/m,  $\varepsilon_{ox}=3.97$  $\varepsilon_O$ ,  $\varepsilon_O=8.85\times 10^{-14}$  F/cm, Mj=0.4 and  $Mj_Sw=0.25$ . Determine  $C_{DB}$  and  $C_{SB}$  capacitances at  $V_G=5V$ . ( $V_D=V_{DD}=5V$ ,  $V_B=0$  and  $V_S=0$ ).
  - b) Explain the following short channel effects

(5)

- (i) Channel length modulation.
- (ii) Body effect.
- 3) Implement the following function F using CMOS logic and nMOS PTL. (10)  $F(A,B,C,D) = \sum_{i=0}^{\infty} (0.2,3,4,5,8,9,11,14,15)$
- 4) a) What is the output function of the circuit shown in Fig.2?

(5)