...

MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code : PCC-CS402 Computer Architecture UPID : 004442

Time Allotted: 3 Hours

Full Marks:70

The Figures in the margin indicate full marks.

Candidate are required to give their answers in their own words as far as practicable

	G	roup-A (Very Short Answ	ver Tune Question)	
1. Ans	wer any ten of the following:	work wery short will	ver Type Question)	[1 x 10 = 10]
	(I) What is meant by data dependent	ce?		• "
	(II) Which page replacement algorith		ulu2	
	(III) Which architecture is/are suitable			
	(IV) What is meant by Branch Pre			
	(V) The throughput of a super scalar (
	(VI) Which unit is responsible for trans	lation of logical address to also	otest address3	
•	(VII) The plays a very vital role	in case of super sealers so pny	sical address?	
	The set of loosely connected com	nit case of super scalar process	ors.	
	Write the equation for Amdahl's I			
•	Write the statement for memory			
	(XI) What is meant by instruction leve			
	(XIII) In tightly coupled systems, the m	croprocessors share	·	
		Group-B (Short Answer	Type Question)	
		Answer any three of t		$[5 \times 3 = 15]$
-3.	The delay time for the interface r i) cycle time of the no ii) execution time for 1 iii) real speedup, iv) maximum speed up	ent2: 25 ns Seg egister is 5ns. Calculate th m-pipeline and pipeline, 100 tasks,	ment3: 45 ns Segment4: 45 ns	[5] [5]
	Operations	Frequency	Number of Clock Cycles	(5)
	ALU	40% -894	1	
	Load	20% ー い と	2	
	Store	10% = 0.1	2	
	Branch	30% 20.3	2	
	Calculate CPI and MIPS rating for	the machine.		
4.	What is a superscalar processor? State	the advantages of vector comp	outer.	[5]
5.	State the differences between static naturals and dynamic naturals. Suplain the bytes of the			[5]
6.	Compare superscalar, super-pipelined	and superscalar-super-pipelined	l architecture.	[5]
		Group-C (Long Answer	Type Question)	
		Answer any three of	•	[45 v 2 v 45 v
7.	a Compare tightly coupled system	•	•	[15 x 3 = 45]
/.	a. Compare tightly coupled system and loosely coupled system. b. Explain with suitable diagram: multiprocessor architectures (UMA, NUMA, COMA).			[6+9]
8.	a. What is page fault?	,	, , , , , , , , , , , , , , , , , , , ,	[2+9+4]
0.	b. Given page reference string: [LRU, FIFO and Optimal page repl	acement algorithm.	3,2,1,2,3,6]. Compare the page fault rate gamentation with suitable diagram.	es for

9.	a. Discuss SIMD array processor architecture with suitable diagram. b. What are vector stride and vectorization?	[5+2+2+6
	The same and Actualizations	J
	c. What is the difference between scalar processor and vector processor? d. Explain vector gather and scatter instructions with suitable diagrams.	
10	· d. Wildt is cache coherency?	[2+3+6+4
	b. Explain the MESI protocol briefly	, 1
	c. Explain the snoopy bus protocol for cache coherency	•
	u. Explain now synchronization is ensured in multiprocessor environment?	
	a. Explain VLIW architectures with suitable diagram	[6+5+4]
~	b. State the advantages and disadvantages of VLIW architecture.	[0:3:4]
	c. What are the hurdles in superscalar architecture?	

*** END OF PAPER ***