## O O

## MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL

Paper Code: PCC-CS402 Computer Architecture UPID: 004442

Time Allotted: 3 Hours Full Marks:70

The Figures in the margin indicate full marks.

Candidate are required to give their answers in their own words as far as practicable

## **Group-A (Very Short Answer Type Question)**

		Group-A (very Short Answer Type Question)	40.1
1. An		지역 가게 되는 경로 오십시간 회사를 가져도 생각하는 경로 걸린 그리고 있어요. 뭐라고 있어 없는 것은 사람들이 얼마나 있다고 있다고 있다고 말을 가장하다.	x 10 = 10 ]
	(I) <sub>z</sub>	The process of converting a program written in a high-level language into machine code is known as	<u> </u>
	(11)	The process of copying data from main memory to cache memory is known as	
	(111)	In processors, the entire vector is processed in a single instruction cycle.	
	(IV)	In a centralized shared-memory architecture, is used to ensure that multiple processor attempt to access the same memory location simultaneously.	s do not
	(V)	In pipelining, a hazard occurs when an instruction depends on the result of a previous instruction has not yet completed.	on that
	(VI)	The property of cache memory refers to the fact that when a block is placed in a cache, all the from higher levels of the memory hierarchy that contain that block are also present in the cache.	blocks
	(VII)	What are the basic techniques for increasing ILP?	
		What is the main emphasis of dataflow architecture?	
		What is pipelining?	
		What is virtual memory?	
		What are vector processors used for?	
1		What is the purpose of a systolic architecture?	
		프로그 그 그리다 그림 그림 그리아 아래를 된 경고한 그림 가까 바퀴에 다니다고 하셨다.	
		Group-B (Short Answer Type Question)	
		통한 다른 교육에 발하다면 아들은 경기 교육 다른 모바람들의 상태에 되는 그리고 있는 미리가 하다면 되는 것도 하는 것이 되었다.	x 3 = 15]
2.		it is the purpose of virtual memory in computer architecture?	[5]
3.		it is the purpose of loop unrolling? How does it increase instruction-level parallelism (ILP) in processor itectures?	[5]
4.	10.4	ain the concept of a systolic array and give an example of an application that could benefit from this itecture.	[5]
5.		ain the concept of branch prediction in computer architecture. What are the different techniques used branch prediction?	[5]
6.	200	t is cache coherence? Explain its importance in multiprocessor systems.	[5]
		Group-C (Long Answer Type Question)	
		Answer any three of the following:	x 3 = 45]
7.		pare and contrast the working of Direct Mapped, Set Associative and Fully Associative cache mapping niques, highlighting their advantages and disadvantages.	[15]
8.	Wha	t are vector processors and how are they used in modern computing applications?	[15]
9.		t is distributed shared-memory architecture and how does it differ from centralized shared-memory itecture?	[15]
10.	(a) l	Explain the concept of exception handling in computer architecture.	[4]
	57 (5)	What are the different types of exceptions that can occur?	[4]
	100	How can exceptions be handled efficiently in a pipelined processor?	[7]
11.		sider a processor architecture that implements both pipelining and out-of-order execution. Assume	4,5
	that later	the processor has four functional units and a pipeline depth of eight stages. Each functional unit has a next of two clock cycles and the processor can issue up to four instructions per clock cycle. Assume that processor uses a branch predictor with a 90% accuracy rate.	
	-	What is the maximum instruction-level parallelism (ILP) that can be achieved by this processor?	[8]

- (b) Assume that the program being executed contains a loop with a 10% taken branch. How many cycles are required to execute the loop, assuming that it contains 200 instructions and that the branch is taken every 10 iterations?
- (c) What is the impact of the branch on the performance of the processor and how could this be [3] mitigated?

\*\*\* END OF PAPER \*\*\*

[4]