

Final Assessment Test - November 2019

Course:

ECE3002

- VLSI System Design

Class NBR(s): 2412

Slot: B2+TB2

Time: Three Hours

Max. Marks: 100

KEEPING MOBILE PHONE/SMART WATCH, EVEN IN 'OFF' POSITION, IS EXAM MALPRACTICE

Answer ALL Questions (10 X 10 = 100 Marks)

Determine the mode of operation (saturation, linear, or cutoff) and drain current ID for each of the biasing configurations given below. Verify with SPICE. Use the following transistor data: NMOS: $k'n = 115\mu\text{A/V}^2$, V70 = 0.43 V, $\lambda = 0.06 \text{ V}^{-1}$, PMOS: $k'p = 30\mu\text{A/V}^2$, V70 = -0.4 V, $\lambda = -0.1 \text{ V}^{-1}$. Assume (W/L) = 1 and neglect

NMOS: VGS = 2.5 V, VDS = 2.5 V. PMOS: VGS = -0.5 V, VDS = -1.25 V. b) NMOS: VGS = 3.3 V, VDS = 2.2 V. PMOS: VGS = -2.5 V, VDS = -1.8 V.

Explain the following short channel effects

Channel length modulation.

Body effect.

Types of power consumption, dependence on V, f, and C. Write the equation for dynamic power consumption and the equation for static power consumption. Explain the circuit characteristics (e.g., V_t, [5]

What is the output function of the circuit shown in Fig.1



[5]

[5]

 V_{dd} o Out Gnd



Fig.1

Implement f(a,b,c,d) = ab'cd' + a'c' + dab using TG and NMOS pass transistors.

at(b+c)·a

[5]

5. a) Sketch a 2-input NOR gate with transistor width chosen to achieve effective rise and fall resistance equal to a unit inverter. Compute the worst case rising and falling propagation delay of the NOR gate driving "h" identical NOR gates using the Elmore delay model. If C= 2fF/ μ m and R=2.5K Ω/μ m in a 90nm process. What is the delay of a fanout of 3 NOR gates (2-input)?


[OR]

b) Implement the following function as a single CMOS logic gate. Indicate the widths of all gates in terms of k, the minimal gate width. Size the transistors to achieve the same worst case resistance as a balanced minimal width inverter (i.e., an inverter with a k-wide NMOSFET and a 3k-wide PMOSFET). Estimate the rise and fall propagation delay of CMOS logic gate.

$$f(a,b,c,d) = \bar{a} (b\bar{c} + d)$$

SEARCH VIT QUESTION PAPERS


Size the circuit given in Fig.2 for minimum delay. Show delay on each path.



a) Sketch a layout diagram for a CMOS gate computing the following expression and estimate the 7.

$$Z = \overline{A + B + (C \cdot D)}$$

Sketch the schematic for the layout shown in Fig.3. Determine the Boolean expression for the gate. Also



Consider the dynamic gate shown in the Fig.4. Based on the input signals draw the output signal.




Fig.4

Design a negative edge triggered Master-Slave D-FF based on switching keys with asynchronous SET and RESET inputs. Explain its operation with timing diagram.

Design the 8 bit right barrel shifter using 2x1 Multiplexers.