Final Assessment Test - April 2019



CSE1003 - Digital Logic and Design Course:

Class NBR(s): 2389/2391/2392/2395/2397/2400/2401/

2402 / 2406 / 2407 / 2408 / 2409

Time: Three Hours

Max. Marks: 100

[5]


[5]

[5]

Slot: B2+TB2

Answer ALL Questions (10 X 10 = 100 Marks)

- [2] Convert to base 6: 3BA.2514 ì. 1. [2]
 - The 16-bit 2's complement representation of an integer (1111 1111 1111 0101)2. What is its ii.
 - decimal representation? [2] Convert (12)10 to Gray code iii.
 - Show how a 16 bit computer using a two's complement number system would perform the [2] ìv. operation: -(2925)10 - (16850)10 =(?)10 [2]
 - Find the 10's complement of the number (935)11 V.
- a) Concisely describe the following problem using a Boolean equation. We want to fire a football coach [5] 2. (by setting F = 1) under at least one of two conditions:
 - a. if he is mean (represented by M = 1)
 - b. if he is not mean but has a losing season (represented by L=1).
 - b) Solve the following:
 - a. Draw a circuit using AND, OR and NOT gates for the following equation:
 - F(a,b,c) = (ab)(b'+c)
 - b. Convert the circuit using only NAND gates (INV are ok)
 - c. Convert the circuit using only NOR gates (INV are ok)
- Given $F(\hat{a}, b, c, d) = \sum m(0, 3, 4, 5, 10, 14) + \sum d(1, 7)$:
 - a. Derive a miximal expression for F b. implement the function using a minimal network of 2:1 multiplexers and minimum number of
 - inverters. Do not use any other logic gates.






Figure:1

Design a circuit which reduces the propagation delay time in the binary parallel adder.


[5]

Design a 3-bit magnitude comparator, Which compares two numbers A and B having of three bits each and find out A > B, A < B and A = B.

session of Mobile Phone in the exam hall even in switched off condition is a malpractice.

Page 1 of 2

Draw a state transition diagram for the circuit below. Succinctly describe what the circuit does. Signal IN is 6. an input to the circuit.







- 7. Design 11011 Sequence Detector using D flip flop. Assume overlap is allowed.
- Draw the Logic Diagram of Universal Shift Register Using D flip-flop and Multiplexer. Mention the role of 8. SO and S1 pins and explain the four possible modes of transfer.
- Draw the state diagram of 4bit Twisted Ring Counter (Johnson Counter) and design logic circuit for the 9. same, using D flip-flop.
 - a) Draw the architecture of FPGA, show the internal logic block and explain its element, in detail.

b) Design any four operations of ALU.









QUESTION PAPERS