CS221: Digital Design

http://jatinga.iitg.ernet.in/~asahu/cs221

RTL Examples with ASMD and FSMD

A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati


RTL Design

- We need to separate controller & data processor
 - Controller What actions need to be taken?
 What is fundamental operating mode?
 - Processor Undertake the action.Manipulate the data

The ultimate Goal of this course: Design using Control Path + Data Approach: RTL Design

RTL Design


Control and data path interaction




Our circuit is now explicitly separated

ASM/FSM Overview : High Level

- Ex. Serial Addition
- Control Part/Path




Serial Addition Data Path



ASM Design


- ASM charts are like flowcharts, with a few crucial differences.
- Be careful, especially with timing.
- Three type components/Box
 - State Box
 - Decision Box
 - Combinational Box/TransitionBox/Conditional Box

Elements used in ASM charts



ASM Blocks

One ASM block execute in one cycle



ASM Timing

- Outputs appear while in the state
- Register transfers occur at the clock while exiting the state New value occur in the next state!


Clock cycle 1 Clock	Clock cycle 2	Clock cycle 3
CIOCK		
START		
Q1		
Qo		
State IDLE		MUL 1
AVAIL		
A 0034		0000


- Find the Data Path and ASM for the following problem: Addition of two numbers
 - We **first** need to load two registers (R1, R2) with some value.
 - We will then need to add the two Registers (R1, R2) and save the result in Register R3.
 - All these operations should occur if a "start" Signal is activated.

- Translation to Hardware:
 - We need to <u>clear</u> the registers first.
 - If the "start" signal is set to 0, I do nothing
 - -Else If the "start" signal is set to 1, I will <u>load</u> R1, R2 with values
 - Next, enable R3 to be loaded (<u>load-2</u>)by the results of R1+R2

- Inputs/Outputs:
 - -start is an input signal (Use a switch)
 - <u>clear</u> is an output signal generated and connected to R1, R2, R3
 - load-1 is an output signal generated and connected to R1, R2
 - load-2 is an output signal generated and connected to R3

Data Path





ASM: DP+CP Example Controller

PS		S	NS	
0	0	0	0	0
0	0	1	0	1
0	1	X	1	0
1	0	X	0	0
1	1	X	0	0


PS		CLR	L1	L2
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	X	X	X

ASM Charts: An Example


- A is a register;
- A_i stands for ith bit of the A register.

$$A = A_3 A_2 A_1 A_0$$

 E and F are single-bit flipflops.



Timing in ASM Charts




Timing in ASM Charts

- Operations of ASM can be illustrated through a timing diagram.
- Two factors which must be considered are
 - Operations in an ASM block occur at the same time in one clock cycle
 - Decision boxes are dependent on the status of the previous clock cycle (that is, they do not depend on operations of current block)

Timing in ASM Charts

CTR	E, F	Conditions	State
0000	1,0	A ₂ =0,A ₃ =0	T1
0001	0,0		
0010	0,0		
0011	0,0		
0100	0,0	A ₂ =1,A ₃ =0	
0101	1,0		
0110	1,0		
0111	1,0		
1000	1,0	A ₂ =0,A ₃ =1	
1001	0,0		
1010	0,0		
1011	0,0		
1100	0,0	A ₂ =1,A ₃ =1	
1101	1,0		T2
1101	1,1		то



ASM Chart => Digital System

- ASM chart describes a digital system. From ASM chart, we may obtain:
 - Controller logic (via State Table/Diagram)
 - Architecture/Data Processor
- Design of controller is determined from the decision boxes and the required state transitions.
- Design requirements of data processor can be obtained from the operations specified with the state and conditional boxes.

ASM Chart => Controller

Procedure:

- Step 1: Identify all states and assign suitable codes.
- Step 2: Formulate state table using


State from state boxes


Inputs from decision boxes

Outputs from operations of state/conditional boxes.

Step 3: Obtain state/output equations and draw circuit.

ASM Chart => Controller





Pres		i	nput	s		ext ate	οι	ıtpu	ts
G ₁	G_0	S	A_2	A_3	G ₁ ⁺	G_0^+	T ₀	T ₁	T ₂
0	0	0	X	X	0	0	1	0	0
0	0	1	X	X	0	1	1	0	0
0	1	X	0	X	0	1	0	1	0
0	1	X	1	0	0	1	0	1	0
0	1	X	1	1	1	1	0	1	0
1	1	X	X	X	0	0	0	0	1

Inputs from conditions in decision boxes.

Outputs = present state of controller.

ASM Chart => Architecture/Data Processor

- Architecture is more difficult to design than controller.
- Nevertheless, it can be deduced from the ASM chart.
 In particular, the operations from the ASM chart determine:
 - What registers to use
 - How they can be connected
 - What operations to support
 - How these operations are activated.
- Guidelines:
 - always use high-level units
 - simplest architecture possible.

ASM Chart => Architecture/Data Processor

Various operations are:


- Counter incremented (A \leftarrow A + 1) when state = T_1 .
- Counter cleared (A \leftarrow 0) when state = T₀ and S = 1.
- E is set (E ← 1) when state = T_1 and A_2 = 1.
- E is cleared (E ← 0) when state = T_1 and A_2 = 0.
- F is set (F ← 0) when state = T_2 .
- F is cleared (F \leftarrow 0) when state = T₀ and S = 1.

• Deduce:


- One 4-bit register A (e.g.: 4-bit synchronous counter with clear/increment).
- Two flip-flops needed for E and F (e.g.: JK/D flip-flops).


ASM Chart => Architecture/Data Processor (A A + 1) when state = 7

 $(A \leftarrow A + 1)$ when state = T_1 . $(A \leftarrow 0)$ when state = T_0 and S = 1. $(E \leftarrow 1)$ when state = T_1 and $A_2 = 1$.



ASM Chart => Controller





Pres		i	nput	s		ext ate	οι	ıtpu	ts
G ₁	G_0	S	A ₂	A_3	G ₁ ⁺	G_0^+	T ₀	T ₁	T ₂
0	0	0	X	X	0	0	1	0	0
0	0	1	X	X	0	1	1	0	0
0	1	X	0	X	0	1	0	1	0
0	1	X	1	0	0	1	0	1	0
0	1	X	1	1	1	1	0	1	0
1	1	X	X	X	0	0	0	0	1

Inputs from conditions in decision boxes.

Outputs = present state of controller.

RTL: Multiplier Example


- Example: (101 x 011) Base 2
- Note that the partial product summation for n digits, base 2 numbers requires adding up to n digits (with carries) in a column.
- Note also n x m digit multiply generates up to an m + n digit result (same as decimal).

Partial products are:
 101 x 0, 101 x 1, and 101 x 1


			1	0	1
		X	0	1	1
			1	0	1
		1	0	1	
	0	0	0		
0	0	1	1	1	1

Example (1 0 1) x (0 1 1) Again


Reorganizing example to follow hardware algorithm:



Sequential Signed Multiplier



Multiplier Example: Block Diagram




Multiplier Example: Operation

- Step1: The multiplicand (top operand) is loaded into register B.
- Step2: The multiplier (bottom operand) is loaded into register Q.
- Step3: Register C||A is initialized to 0 when G becomes 1.
- Step4: The partial products are summed iteratively in register C||A||Q.

Multiplier Example: Operation

- Step5: Each multiplier bit, beginning with the LSB, is processed (if bit is 1, use adder to add B to partial product; if bit is 0, do nothing)
- Step6: C||A||Q is shifted right using the shift register
 - Partial product bits fill vacant locations in Q as multiplier is shifted out
 - If overflow during addition, the outgoing carry is recovered from C during the right shift
- Step 7: Steps 5 and 6 are repeated until Counter P = 0 as detected by Zero detect.
 - Counter P is initialized in step 4 to n-1, n=number of bits in multiplier

Multiplier Example: ASM Chart



Multiplier Example: ASM Chart (continued)

Combined Mealy - Moore output model

IDLE - state

- Input G is used as the condition for starting the multiplication, and
- C, A, and P are initialized and Load B, Load Q

MULO - state

– Conditional addition is performed based on the value of Q_0 .

MUL1 - state

- Right shift is performed to capture the partial product and position the next bit of the multiplier in Q_0
- the terminal count of 0 for down counter P is used to sense completion or continuation of the multiply.

Multiplier Example: Control Signal Table

Control Signals for Binary Multiplier

Block Dia gram		Contr ol	Contr ol
Module	Micr oope ra tion	Si gn al N ame	Exp ression
Register A:	<i>A</i> ← 0	Initialize	IDLE · G
	$A \leftarrow A + B$	Load	MULO · Q
	C 4 Q← sr C 4 Q	Shift_dec	MUL1
Register B:	B ← IN	Load_B	LO ADB
Flip-Flop C:	C ← 0	C lear_C	IDLE · G + MUL1
	$C \leftarrow C_{\text{out}}$	Load	_
Register Q:	Q ← IN	Load_Q	LO ADQ
	$C \mid A \mid Q \leftarrow \text{sr } C \mid A \mid Q $	Shift_dec	_
Cou nter P:	P ← n − 1	Initialize	_
	$P \leftarrow P - 1$	Shift_dec	_