



## OR of n bits on TOLERANT CRCW PRAM

If there is 1-bit in locations 2... n then P, has company

**Input:** Array  $A[1 \dots n]$  of n bits.

Output: A bit R that is the OR of the bits in

Step 1: pardo for I = 1

only processor

**Step 2:** pardo for  $1 \le I \le n$ if (I == 1) R = 0;

1st processor compulsorily

else if (A[I] == 1) R = 0;

Step 3: pardo for I = 1 if (R == 0 && A[1] == 1) R = 1;

Step 4: return R;

Only the 1st processor

N Processors



## Simulations among CRCW Models

- If an algorithm that runs on model A in T time can be simulated on model B in O(T) time, then B is at least as powerful as A;  $A \leq B$
- Since all CRCW PRAMs are similar except in their write conflict resolution rules, we need to bother about the simulation of writes only
- Suppose in a particular concurrent write of the simulated PRAM, processor i wants to write value V[i] in cell M[i]



### ARBITRARY ≤ PRIORITY

- An algorithm written for ARBITRARY can be run on PRIORITY without any change
- ARBITRARY assumes only that in every concurrent write some one processor succeeds, and that is guaranteed by PRIORITY



## COMMON ≼ ARBITRARY:

 An algorithm written for COMMON can be run on ARBITRARY without any change




### COLLISION ≤ ARBITRARY:


- Each step of collision can be simulated by three steps of ARBITRARY.
- (1) Make every processor i, write the integer i in cell M[i]
- (2) Make every processor i, if it had failed in step 1, write a special collision symbol in cell M[i]
- (3) With every processor i that succeeded in step 1, if cell M[i] did not change its contents during step 2, write V[i] in cell M[i]



### COLLISION ≤ ARBITRARY:



- Each step of collision can be simulated by three steps of ARBITRARY.
- (1) Make every processor i, write the integer i in cell M[i]
- (2) Make every processor i, if it had failed in step 1, write a special collision symbol in cell M[i]
- (3) With every processor i that succeeded in step 1, if cell M[i] did not change its contents during step 2, write V[i] in cell M[i]



# T: COLLISION COLLISION ARBITRARY: 3T: ARBITRARY

- Each step of collision can be simulated by three steps of ARBITRARY.
- (1) Make every processor i, write the integer i in cell M[i]
- (2) Make every processor i, if it had failed in step 1, write a special collision symbol in cell M[i]
- (3) With every processor i that succeeded in step 1, if cell M[i] did not change its contents during step 2, write V[i] in cell M[i]



## T O(T) TOLERANT $\leq$ COLLISION:





- · Assume that there is an auxiliary cell attached to each original cell
- First let the processors attempt to increment their corresponding auxiliary cells
- (If the auxiliary cell contains \$-1, decrement)
- If they succeed they go on to write in the original cell
- · Otherwise, they should do nothing







#### **CRCW PRAMs**

- · All the above relations are in fact strict
- can be replaced by 

  in each case
- This is because, in each case, we can find a problem P such that P has a time lower bound of  $\Omega(T)$ , for some T, on the weaker model, but can be solved in o(T) time on the stronger model.



## ARBITRARY ≤ PRIORITY

P. : O(T) PRIORITY 12 (Ti) Where Ti. W(T)

- An algorithm written for ARBITRARY can be run on PRIORITY w any change
- ARBITRARY assumes only that in every concurrent write some one processor succeeds, and that is guaranteed by PRIORITY


## COMMON vs COLLISION, TOLERANT

COMMON is incomparable with COLLISION or TOLERANT

• there are problems P1 and P2 such that P1 can be solved faster on COMMON than on COLLISION, and P2 can be solved faster on **TOLERANT than on COMMON** 

Self Simulating LARBITRARY
COMMON COLLISION
TOLERANT


## Boolean Circuit evaluation on EREW PRAM



Time = depth of the circuit

# instructions = O(size of the ckt)

EREW PRAM



Comparator Networks


Comparator

Comparator

Metwork of comparators

- Merging

- Sorting



Exercise show that a comparator network of depth of & cost n can be Simulated on a EREW PRAM of Size 1 in time o(d)

Comparator Networks

Comparator

Network of comparators

- Merging one output - sorting drives only one input