3rd Semester, Academic Year 2023-24

Date: 09/09/2024

Name: ABHISHEK P	SRN: PES2UG23AM002	Section: A
Week#4	_ Program Number:	1

WRITE A VERILOG PROGRAM TO MODEL A 2: 1 MULTIPLEXER. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE


```
■ MUX2to1.v

≡ MUX2to1_tb.v ×

    MUX2to1_tb.v

      module TB;
  2 reg A,B,S;
  3 wire X;
  4 initial
  5 begin
  6 $dumpfile("MUX2_test.vcd");
  7 $dumpvars(0,TB);
  8 end
     mux2 newMUX(.i0(A), .i1(B), .j(S), .o(X));
 10 initial
 11 begin
 12 #5 S = 1'b0;
 13 A = 1'b0;
 14 B = 1'b0;
 15 \#5 S = 1'b0; A = 1'b0;
 16 B = 1'b1;
 17 #5
 18 S = 1'b0; A = 1'b1;
 19 B = 1'b0;
 20 #5
 S = 1'b0; A = 1'b1;
 22 B = 1'b1;
 23 #5
 24 S = 1'b1;
 25 A = 1'b0;
 26 B = 1'b0;
 27 #5
 28 S = 1'b1; A = 1'b0;
 29 B = 1'b1;
 30 #5
 31 S = 1'b1; A = 1'b1;
 32 B = 1'b0;
 33 #5
 34 S=1'b1; A = 1'b1;
 35 B = 1'b1;
 36 #5;
 37 end
    always@(A or B or S)
 38
      $monitor("At time = %t,S=%b, A=%b, B=%b,Output = %b",$time,S,A,B, X);
      endmodule
```

```
abhishekp@Abhisheks-MacBook-Air-3 ~ % cd Downloads
abhishekp@Abhisheks-MacBook-Air-3 Downloads % cd verilog
abhishekp@Abhisheks-MacBook-Air-3 verilog % iverilog -o dsn MUX2to1_tb.v MUX2to1.v
abhishekp@Abhisheks-MacBook-Air-3 verilog % vvp dsn
VCD info: dumpfile MUX2_test.vcd opened for output.
At time =
                              5, S=0, A=0, B=0, Output = 0
At time =
                             10, S=0, A=0, B=1, Output = 0
At time =
                             15, S=0, A=1, B=0, Output = 1
                             20, S=0, A=1, B=1, Output = 1
At time =
At time =
                             25, S=1, A=0, B=0, Output = 0
                             30, S=1, A=0, B=1, Output = 1
At time =
At time =
                             35, S=1, A=1, B=0, Output = 0
At time =
                             40, S=1, A=1, B=1, Output = 1
abhishekp@Abhisheks-MacBook-Air-3 verilog % gtkwave MUX2_test.vcd
```



3rd Semester, Academic Year 2023-24

Date: 09/09/2024

Name: ABHISHEK P	SRN:	Section: A
	PES2UG23AM002	

Week#_	4	Program Number:	2	
--------	---	-----------------	---	--

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A 4:1 MULTIPLEXER USING 2:1 MULTIPLEXERS. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE

```
Immodule mux4 (input wire [0:3] i, input wire j1, j0, output wire o);

wire t0, t1;

mux2 mux2_0 (i[0], i[1], j1, t0);

mux2 mux2_1 (i[2], i[3], j1, t1);

mux2 mux2_2 (t0, t1, j0, o);

endmodule
```

```
≣ tb_MUX4to1.v
     module TB;
  2 reg [0:3]ii;
    reg s0;
     reg s1;
     wire yy;
  6 initial
     begin
     $dumpfile("MUX4_test.vcd");
     $dumpvars(0, TB);
     mux4 \ newMUX(.i(ii), .j0(s0),.j1(s1),.o(yy));
     initial
     begin
     #5
           ii = 4'b1000;
     s0=1'b0;
     s1=1'b0;
    #5
     ii= 4'b0100;
     s0=1'b0;
     s1=1'b1;
     #5
           ii = 4'b0010;
    s0=1'b1;
     s1=1'b0;
     #5
           ii = 4'b0001;
     s0=1'b1;
     s1=1'b1;
     #5;
     end
     always@(ii or s0 or s1)
     $monitor("At time = %t,Inputs=%b, s0=%b, s1=%b,Output = %b",$time,ii,s0,s1, yy);
 34
     endmodule
```

```
labhishekp@Abhisheks-MacBook-Air-3 verilog % iverilog -o dsn MUX2to1.v MUX4to1.v tb_MUX4to1.v labhishekp@Abhisheks-MacBook-Air-3 verilog % vvp dsn VCD info: dumpfile MUX4_test.vcd opened for output.


At time = 5,Inputs=1000, s0=0, s1=0,Output = 1

At time = 10,Inputs=0100, s0=0, s1=1,Output = 1

At time = 15,Inputs=0010, s0=1, s1=0,Output = 1

At time = 20,Inputs=0001, s0=1, s1=1,Output = 1

labhishekp@Abhisheks-MacBook-Air-3 verilog % gtkwave MUX4_test.vcd
```



3rd Semester, Academic Year 2023-24

Date: 09/09/2024

Name: ABHISHEK P	SRN: PES2UG23AM002	Section: A

Week#_	4	Program Number:	3

TITLE:

WRITE A VERILOG PROGRAM TO MODEL A 1:2 DEMULTIPLEXER.GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE

```
■ MUX2to1.v × ■ MUX2to1_tb.v


■ MUX2to1.v
       module demux_1_to_2 (
       input wire D,
   3
       input wire S,
   4
       output wire Y0,
      output wire Y1
      );
   6
       assign Y0 = (S == 0)? D:0;
       assign Y1 = (S == 1)? D:0;
   8
       endmodule
   9
```

```
■ MUX2to1.v

≡ MUX2to1_tb.v ×

■ MUX2to1_tb.v

   1 module tb_demux_1_to_2;
  2 reg D;
  3 reg S;
  4 wire Y0;
  5 wire Y1;
  6 demux_1_to_2 uut (
  7 	 .D(D),
  8 .S(S),
  9 .Y0(Y0),
 10 .Y1(Y1)
 11 );
 12 initial begin
 13 D = 0; S = 0;
 14 #10;
 15 D = 0; S = 0;
 16 #10;
 17 D= 1; S = 0;
 18 #10;
 19 D = 0; S = 1;
 20 #10;
 21 D= 1; S = 1;
 22 #10;
 23 $finish;
 24
     end
 25 initial begin
      $monitor("Time=%0t D=%b S=%b Y0=%b Y1=%b", $time, D, S, Y0, Y1);
      end
 28 initial begin
    $dumpfile("demux.vcd");
 29
     $dumpvars(0, tb_demux_1_to_2);
 30
 31
      end
 32
      endmodule
```




3rd Semester, Academic Year 2023-24

Date: 09/09/2024

Name: ABHISHEK P	SRN: PES2UG23AM002	Section: A
Week#4	Program Nur	mber:4

TITLE:

WRITE A VERILOG PROGRAM TO MODEL THE GIVEN CIRCUIT 3.GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE




```
MUX2to1.v × ≡ MUX2to1_tb.v

■ MUX2to1_tb.v
module andgate(a,b,c);
   1
      input a,b;
   2
      output c;
      assign c=a*b;
   4
   5
      endmodule
      module xorgate(a,b,c);
   6
      input a,b;
   7
   8
      output c:
   9
      assign c=a^b;
      endmodule
  10
      module orgate(a,b,c);
  11
      input a,b;
  12
      output c;
  13
 14 assign c=a|b;
  15
      endmodule
      module fulladder(a,b,c,sm, co);
  16
  17
      input a,b,c;
  18
      output sm, co;
  19
      wire W1, W2, W3;
      xorgate F1 (a,b,W1);
 20
      andgate F2 (a,b,W2);
  21
      xorgate F3 (W1,c,sm);
 22
 23
      andgate F4 (W1,c,W3);
      orgate F5 (W2, W3, co);
 24
 25
      endmodule
      module circuit2 (a,b,c,d, sum, carry);
 26
      input a,b,c,d;
 27
  28
      output sum, carry;
 29
      wire ws,wc;
      fulladder f1 (a,b,c, ws, wo);
 30
  31
      fulladder f2 (ws, wo,d, sum, carry);
  32
      endmodule
```

```
■ MUX2to1.v
            ≡ MUX2to1_tb.v ×

■ MUX2to1_tb.v
    1 `define TESTVECS 4
    2 module tb_fav;
    3 reg a,b,c,d;
    4 wire Sum;
    5 wire Carry;
    6 reg [3:0] test_vecs [0: (`TESTVECS)];
    7 integer i;
    8 initial begin
           $dumpfile("fulladderv.vcd");
           $dumpvars(0, tb_fav);
   12 initial begin
         test_vecs[0] = 4'b0000;
          test vecs[1] = 4'b0011;
          test_vecs[2] = 4'b0100;
           test_vecs[3] = 4'b0111;
   18 circuit2 uut(a, b, c, d, Sum, Carry);
       initial begin
           for (i = 0; i < (`TESTVECS); i = i + 1) begin
   21
               #10 {a, b, c, d} = test_vecs[i];
               $monitor("At time = %t, a = %b, b = %b, c = %b, d = %b, Sum = %b, Carry = %b",
                       $time, a, b, c, d, Sum, Carry);
           #10 $finish;
   26 end
       endmodule
abhishekp@Abhisheks-MacBook-Air-3 verilog % iverilog -o dsn MUX2to1_tb.v MUX2to1.v
abhishekp@Abhisheks-MacBook-Air-3 verilog % vvp dsn
VCD info: dumpfile fulladderv.vcd opened for output.
At time =
                              10, a = 0, b = 0, c = 0, d = 0, Sum = 0, Carry = 0
At time =
                              20, a = 0, b = 0, c = 1, d = 1, Sum = 0, Carry = 1
At time =
                              30, a = 0, b = 1, c = 0, d = 0, Sum = 1, Carry = 0
At time =
                              40, a = 0, b = 1, c = 1, d = 1, Sum = 0, Carry = 1
MUX2to1 tb.v:31: $finish called at 50 (1s)
```



3rd Semester, Academic Year 2023-24

Date: 09/09/2024


Name: ABHISHEK P	SRN: PES2UG23AM002	Section: A

Week#	4	Program Number:	5

TITLE:

WRITE A VERILOG PROGRAM TO MODEL THE GIVEN CIRCUIT 4.GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING

GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE




```
■ MUX2to1_tb.v

■ MUX2to1.v
      module andgate(a,b,c);
      input a,b;
      output c;
      assign c = a * b;
      endmodule
     module and3gate(a,b,c,d);
      input a,b,c;
      output d;
      assign d = a * b * c;
  10
      endmodule
  11
      module xorgate(a,b,c);
  12
      input a,b;
  13
      output c;
      assign c = a ^ b;
  14
  15
      endmodule
  16
      module orgate(a,b,c);
  17
      input a,b;
  18
      output c;
  19
      assign c = a \mid b;
  20
      endmodule
  21
      module notgate(
  22
          input a,
  23
          output y
  24
      );
  25
      assign y = !a;
  26
      endmodule
  27
      module fulladder (a, b, c, sm, co);
  28
      input a, b, c;
      output sm, co;
  29
  30
      wire W1, W2, W3;
  31
      xorgate F1(a, b, W1);
  32
      andgate F2(a, b, W2);
      xorgate F3(W1, c, sm);
  33
  34
      andgate F4(W1, c, W3);
  35
      orgate F5(W2, W3, co);
  36
      endmodule
  37
      module circuit2(a, b, c, d, e, sum, carry);
      input a, b, c, d, e;
  38
  39
      output sum, carry;
  40
      wire ws, wc, w1, W2;
  41
      fulladder f1(a, b, c, ws, wc);
  42
      notgate n1(d, w1);
  43
      and3gate a1(ws, wc, w1, W2);
  44
      fulladder f2(W2, e, 1'b0, sum, carry);
  45
      endmodule
```


```
■ MUX2to1.v
            ≡ MUX2to1_tb.v ×

■ MUX2to1_tb.v
       `define TESTVECS 8
       module tb_faw;
       reg a,b,c,d,e;
       wire Sum;
       wire Carry;
       reg [4:0] test_vecs [0: (`TESTVECS-1)];
       integer i;
       initial begin
       $dumpfile("fulladderw.vcd");
       $dumpvars(0, tb_faw);
       end
       initial begin
       test_vecs[0] = 5'b00000;
       test_vecs[1]= 5'b00100;
       test_vecs[2] = 5'b01001;
       test_vecs[3]= 5'b01101;
       test_vecs[4] = 5'b10010;
      test_vecs[5]= 5'b10110;
      test_vecs[6]= 5'b11011;
       test vecs[7] = 5'b11111;
       end
       circuit2 uut (a,b,c,d,e, Sum, Carry);
       initial begin
       for (i = 0; i < (`TESTVECS); i = i + 1) begin
       #10 {a,b,c,d,e} = test_vecs[i];
       $monitor("At time=%t, i1[0] %b, i1[1]%b, i1[2]= %b, Y1 = %b, Y2 =%b Sum = %b, Carry %b",
       $time, a, b, c, d, e, Sum, Carry);
       end
       #10 $finish;
       end
       endmodule
abhishekp@Abhisheks-MacBook-Air-3 verilog % iverilog -o dsn MUX2to1_tb.v MUX2to1.v
abhishekp@Abhisheks-MacBook-Air-3 verilog % vvp dsn
VCD info: dumpfile fulladderw.vcd opened for output.
At time=
                              10, i1[0] 0, i1[1]0, i1[2]= 0, Y1 = 0, Y2 =0 Sum = 0, Carry 0
                              20, i1[0] 0, i1[1]0, i1[2]=1, Y1=0, Y2=0 Sum = 0, Carry 0
At time=
At time=
                              30, i1[0] 0, i1[1]1, i1[2]= 0, Y1= 0, Y2=1 Sum = 1, Carry 0
                              40, i1[0] 0, i1[1]1, i1[2]=1, Y1=0, Y2=1 Sum = 1, Carry 0
At time=
At time=
                              50, i1[0] 1, i1[1]0, i1[2]=0, Y1=1, Y2=0 Sum = 0, Carry 0
                              60, i1[0] 1, i1[1]0, i1[2]= 1, Y1 = 1, Y2 = 0 Sum = 0, Carry 0 70, i1[0] 1, i1[1]1, i1[2]= 0, Y1 = 1, Y2 = 1 Sum = 1, Carry 0 80, i1[0] 1, i1[1]1, i1[2]= 1, Y1 = 1, Y2 = 1 Sum = 1, Carry 0
At time=
At time=
At time=
MUX2to1_tb.v:30: $finish called at 90 (1s)
```



Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.



Name: ABHISHEK P

SRN: PES2UG23AM002

Section: A

Date: 09/09/2024