# **Digital Design and Computer Organisation Laboratory**

# 3rd Semester, Academic Year 2024

DATE: 11/8/2024

NAME: ABHISHEKP SRN: PES2UG23AM002 SECTION:A

WEEK1 PROGRAM-1

WRITEAVERILOG PROGRAMTO MODELATWO INPUTAND GATE.GENERATE THE VVP OUTPUTAND SIMULATION WAVEFORMUSING GTKWAVE. VERIFYTHE OUTPUTAND WAVEFORMWITH THE AND GATE TRUTH TABLE

## **ANDGATE**

```
module andgate(
    input a,
    input b,
    output y
);
assign y = a&b;
endmodule
```

```
module and_test;
   reg a, b;
   wire y;
   and and_test (y, a, b);
   initial begin
     #0 a = 0; b = 0;
     #10 a = 0;b = 1;
     #10 a = 1;b = 0;
     #10 a = 1;b = 1;
   end
    initial begin
       $monitor($time, " a = %b, b = %b, y = %b", a, b, y);
   end
   initial begin
       $dumpfile("and gate.vcd");
       $dumpvars(0, and_test);
    end
endmodule
```

## ANDGATEVVPOUTPUTSCREENSHOT

```
VCD info: dumpfile and_gate.vcd opened for output.


0 a = 0, b = 0, y = 0

10 a = 0, b = 1, y = 0

20 a = 1, b = 0, y = 0

30 a = 1, b = 1, y = 1
```

# **ANDGATEGTKWAVE:**



## **ANDGATETRUTHTABLE:**

INPUTS		OUTPUTS
A	В	Y
0	0	0
0	1	0
1	0	0
1	1	1

## PROGRAM: 2

WRITEAVERILOG PROGRAMTOMODELATWOINPUT ORGATE GENERATE THE VVPOUTPUTANDSIMULATIONWAVEFORMUSING GTKWAVEVERIFYTHE OUTPUTANDWAVEFORMWITHTHEORGATETRUTHTABLE


#### **ORGATECODE**

```
module orgate(
    input a,
    input b,
    output y
);
assign y = a|b;
endmodule
```

```
nodule or_test;
   reg a, b;
   wire y;
   or or_test (y, a, b);
   initial begin
    #0 a = 0; b = 0;
    #10 a = 0; b = 1;
    #10 a = 1;b = 0;
    #10 a = 1;b = 1;
   end
   initial begin
       $monitor($time, " a = %b, b = %b, y = %b", a, b, y);
   end
   initial begin
       $dumpfile("or_gate.vcd");
       $dumpvars(0, or_test);
   end
endmodule
```

## **ORGATEVVPOUTPUT**

## **ORGATEGTKWAVEOUTPUT:**



## **ORGATETRUTHTABLE:**

INPUTS		OUTPUTS
A	В	Y
0	0	0
0	1	1
1	0	1
1	1	1

WRITEAVERILOG PROGRAMIO MODELANOTGATE. GENERATETHEVVPOUTPUTAND SIMULATIONWAVEFORMUSING GTKWAVE. VERIFYTHE OUTPUTANDWAVEFORMWITH THENOTGATETRUTHTABLE


## **NOTGATECODE:**

```
module notgate(
    input a,
    output y);
assign y=~a;
endmodule
```

```
module not_test;
    reg a;
    wire y;
    not not_test(y,a);
    initial begin
    #0 a=0;
    #10 a=1;
    end
    initial begin
       $monitor($time, " a = %b, y = %b", a, y);
    end
    initial begin
        $dumpfile("not_gate.vcd");
        $dumpvars(0, not_test);
    end
endmodule
```

### NOTGATEVVPOUTPUT:

**NOTGATEGTKWAVE:** 



## NOTGATETRUTHTABLE:

INPUT	OUTPUT
A	Y
0	1
1	0

WRITEAVERILOGPROGRAMTOMODELATWOINPUTNANDGATE.GENERATETHEVVP OUTPUTANDSIMULATIONWAVEFORMUSINGGTKWAVE.VERIFYTHEOUTPUTAND WAVEFORMWITHTHENANDGATETRUTHTABLE


#### NANDGATECODE:

```
module nandgate(
    input a,
    input b,
    output y
);
assign y = ~(a&b);
endmodule
```

```
module nand_test;
   reg a, b;
   wire y;
   nand nand_test (y, a, b);
   initial begin
     #0 a = 0; b = 0;
     #10 a = 0;b = 1;
    #10 a = 1;b = 0;
   #10 a = 1;b = 1;
   end
   initial begin
       $monitor($time, " a = %b, b = %b, y = %b", a, b, y);
   initial begin
       $dumpfile("nand_gate.vcd");
       $dumpvars(0, nand_test);
   end
endmodule
```

## NAND GATE VVPOUTPUT:

NANDGATEGTKWAVEOUIPUT:



## NANDGATETRUTHTABLE:

INPUTS		OUTPUTS
A	В	Y
0	0	1
0	1	1
1	0	1
1	1	0

WRITEAVERILOGPROGRAMIOMODELATWOINPUTNORGATE.GENERATETHEVVP OUTPUTANDSIMULATIONWAVEFORMUSINGGTKWAVE.VERIFYTHEOUTPUTAND WAVEFORMWITHTHENORGATETRUTHTABLE


#### NORGATECODE:

```
module norgate(
    input a,
    input b,
    output y
);
assign y = ~(a|b);
endmodule
```

```
odule nor_test;
   reg a, b;
   wire y;
   nor nor_test (y, a, b);
   initial begin
     #0 a = 0;b = 0;
     #10 a = 0;b = 1;
    #10 a = 1;b = 0;
   #10 a = 1;b = 1;
   end
   initial begin
       $monitor($time, " a = %b, b = %b, y = %b", a, b, y);
   end
   initial begin
       $dumpfile("nor_gate.vcd");
       $dumpvars(0, nor_test);
   end
endmodule
```

## NORGATEVVPOUTPUT:

NORGATEGTKWAVEOUTPUT:



## NORGATETRUTHTABLE:

INPUTS		OUTPUTS
A	В	Y
0	0	1
0	1	0
1	0	0
1	1	0

WRITEAVERILOGPROGRAMIOMODELATWOINPUTXORGATE.GENERATETHEVVP OUTPUTANDSIMULATIONWAVEFORMUSINGGTKWAVE.VERIFYTHEOUTPUTAND WAVEFORMWITHTHEANDGATETRUTHTABLE


#### **XORGATECODE:**

```
module Xorgate(
    input a,
    input b,
    output y
);
assign y = a^b;
endmodule
```

```
module xor_test;
    reg a, b;
    wire y;
    xor xor_test (y, a, b);
    initial begin
     #0 a = 0;b = 0;
      #10 a = 0;b = 1;
     #10 a = 1;b = 0;
     #10 a = 1;b = 1;
    end
    initial begin
        $monitor($time, " a = %b, b = %b, y = %b", a, b, y);
    end
    initial begin
        $dumpfile("xor gate.vcd");
        $dumpvars(0, xor_test);
    end
endmodule
```

## **XORGATEVVPOUTPUT:**

**XORGATEGTKWAVEOUTPUT:** 



# **XORGATETRUTHTABLE:**

INPUTS		OUTPUTS
A	В	Y
0	0	0
0	1	1
1	0	1
1	1	0

WRITEAVERILOGPROGRAMTOMODELATWOINPUTXNORGATE.GENERATETHEVVP OUTPUTANDSIMULATIONWAVEFORMUSINGGTKWAVE.VERIFYTHEOUTPUTAND WAVEFORMWITHTHEANDGATETRUIHTTABLE


#### XNORGATECODE:

```
module xnorgate(
    input a,
    input b,
    output y
);
assign y = ~(a^b);
endmodule
```

```
module xnor_test;
   reg a, b;
   wire y;
   xnor xnor_test (y, a, b);
   initial begin
     #0 a = 0;b = 0;
     #10 a = 0;b = 1;
    #10 a = 1;b = 0;
    #10 a = 1;b = 1;
   end
   initial begin
       $monitor($time, " a = %b, b = %b, y = %b", a, b, y);
   end
   initial begin
       $dumpfile("xnor_gate.vcd");
       $dumpvars(0, xnor_test);
   end
endmodule
```

## **XNORGATEVVPOUTPUT:**

**XNORGATEGTKWAVEOUTPUT:** 



## **XNORGATETRUTHTABLE:**

INPUTS		OUTPUTS
A	В	Y
0	0	1
0	1	0
1	0	0
1	1	1

# Disclaimer:

- · The programs and output submitted is duly written, verified and executed by me.
- · I have not copied from any of my peers nor from the external resource such as internet.
- · If found plagiarized, I will abide with the disciplinary action of the University.

NAME: ABHISHEK P

SRN:

PES2UG23AM002

SECTION: A