UE22CS251A

3rd Semester, Academic Year 2023-24

Name: ABHISHEK P	SRN: PES2UG23AM002	Section: A Date: 01/09/2024
Week#3	Program Number: TITLE:	1

WRITE A VERILOG PROGRAM TO MODEL A HALF ADDER THAT CAN ADD TWO BITS. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE

Inp	uts	Outp	outs				
Α	В	s	С			⊳s	AXOR
0	0	0	0		1 bit	B	
1	0	1	0		half adder →C		
0	1	1	o				c
1	1	0	1	S	Schematic		Realization
	Truth	table					

UE22CS251A


```
≡ fulladd_tb.v × ≡ fulladd.v
Users > abhishekp > Downloads > verilog > ≡ fulladd_tb.v
  1 module halfadd_tb;
   2 reg aa, bb;
  3 wire ss,cy;
  4 halfadd add1(.a(aa),.b(bb),.sum(ss),.cout(cy));
  5 initial
  6 begin
  7 $dumpfile("halfadd_test.vcd");
  8 $dumpvars(0, halfadd_tb);
  9 end
  10 initial
  11 begin
  12 $monitor($time, "A=%b, B=%b, SUM=%b, CARRY=%b", aa, bb,ss, cy);
  13 aa=1'b0; bb=1'b0;
  14 #5
  15 aa=1'b0; bb=1'b1;
  16 #5
  17 aa=1'b1; bb=1'b0;
  18 #5
  19 aa=1'b1; bb=1'b1;
  20 end
  21 endmodule
```

UE22CS251A

```
    fulladd_tb.v

             ≣ fulladd.v
Users > abhishekp > Downloads > verilog > ≡ fulladd.v
      module and2( a, b, cout);
   2 input a,b;
      output cout;
   3
   4 assign cout=a&b;
   5 endmodule
      module xor2( a, b,sum);
   6
   7 input a,b;
      output sum;
   8
      assign sum=a^b;
   9
  10 endmodule
      module halfadd(a,b, sum, cout);
  11
      input a,b;
  12
  13
      output sum;
  14
      output cout;
  15 xor2 x (a,b,sum);
  16 and2 a0(a,b,cout);
  17 endmodule
```

UE22CS251A



UE22CS251A

3rd Semester, Academic Year 2023-24

Name: ABHISHEK P	SRN: PES2UG23AM002	Section: A Date: 01/09/2024
Week#3	Program Number:	2

WRITE A VERILOG PROGRAM TO MODEL A FULL ADDER THAT CAN ADD TWO BITS ALONG WITH AN INPUT CARRY. GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE

```
    fulladd.v

  1
     module fulladd(input wire a, b, cin, output wire sum, cout);
     wire [4:0] t;
          xor2 x0(a, b, t[0]);
          xor2 x1(t[0], cin, sum);
          and2 a0(a, b, t[1]);
          and2 a1(a, cin, t[2]);
          and2 a2(b, cin, t[3]);
          or2 o0(t[1], t[2], t[4]);
 11
          or2 o1(t[3], t[4], cout);
 12
 13
      endmodule
 14
```

UE22CS251A

```
module fulladd_tb;
      reg aa,bb,cc;
      wire ss, cy;
      fulladd add1(.a(aa), .b(bb), .cin(cc), .sum(ss), .cout(cy));
      initial
      $dumpfile("fulladd_test.vcd");
      $dumpvars(0, fulladd_tb);
      end
 18
      begin
     $monitor($time, "a=%b, b=%b, c=%b,sum=%b,carry=%b", aa,bb,cc,ss,cy);
     aa = 1'b0;
bb = 1'b0;
     cc=1'b0;
     aa = 1'b0;
bb = 1'b0;
cc=1'b1;
      #5
      aa = 1'b0;
bb = 1'b1;
cc=1'b0;
      #5
     aa = 1'b0;
bb = 1'b1;
cc=1'b1;
      #5
       aa = 1'b1;
     bb = 1'b0;
cc=1'b0;
      #5
 47
        aa = 1'b1;
     bb = 1'b0;
      cc=1'b1;
        aa = 1'b1;
     bb = 1'b1;
      cc=1'b0;
     aa = 1'b0;
bb = 1'b1;
cc=1'b1;
      end
      endmodule
```

UE22CS251A

```
abhishekp@Abhisheks-MacBook-Air-3 verilog % vvp dsn
VCD info: dumpfile fulladd_test.vcd opened for output.
                       0a=0, b=0, c=0, sum=0, carry=0
                       5a=0, b=0, c=1, sum=1, carry=0
                      10a=0, b=1, c=0, sum=1, carry=0
                      15a=0, b=1, c=1, sum=0, carry=1
                      20a=1, b=0, c=0, sum=1, carry=0
                      25a=1, b=0, c=1, sum=0, carry=1
                      30a=1, b=1, c=0, sum=0, carry=1
                      35a=0, b=1, c=1, sum=0, carry=1
        © □ ← | ← → From: 0 sec
                                                                 24 sec | Cursor
                                                         21 sec
▶ 📥 fulladd_tb
                aa =1
                bb =0
                cc =0
                cy =0
                ss =1
Type Signals
wire cy
wire ss
```

UE22CS251A

3rd Semester, Academic Year 2023-24

Name: ABHISHEK P	SRN: PES2UG23AM002	Section: A
Week#1	Program Number:3	

WRITE A VERILOG PROGRAM TO MODEL A FOUR BIT FULL ADDER THAT GENERATES A FOUR BIT SUM AND A 1 BIT CARRY OUTPUT.GENERATE THE VVP OUTPUT AND SIMULATION WAVEFORM USING GTKWAVE. VERIFY THE OUTPUT AND WAVEFORM WITH THE TRUTH TABLE

UE22CS251A

```
    basicfa.v

           ≣ rca_tb.v ×
F rea_tb.v

1 `timescale 1 ns / 100 ps
      `define TESTVECS 10
      module tb;
      reg clk, reset;
       reg [3:0] i0, i1;
      reg cin;
      wire [3:0] o;
      wire cout;
      reg [8:0] test_vecs [0:(`TESTVECS-1)];
      integer i;
      $dumpfile("rca_test.vcd");
 20
      $dumpvars(0,tb);
      initial
      begin
      reset = 1'b1; #12.5 reset = 1'b0; end
        initial clk = 1'b0; always #5 clk =~ clk;
       test_vecs[0] = 9'b000000000;
       test_vecs[1] = 9'b000000001;
       test_vecs[2] = 9'b000100010;
       test_vecs[3] = 9'b000100011;
      test_vecs[4] = 9'b001000100;
       test_vecs[5] = 9'b101010110;
        test_vecs[6] = 9'b101010111;
        test_vecs[7] = 9'b110011010;
      test_vecs[8] = 9'b1111111100;
      test_vecs[9] = 9'b111111101;
       initial {i0, i1, cin, i} = 0;
fulladdR u0 (i0, i1, cin, o, cout);
        #6 for(i=0;i<`TESTVECS;i=i+1)
           begin #10 {i0, i1, cin}=test_vecs[i]; end
          #100 $finish;
      always@(i0 or i1 or cin)
      $monitor("At time = %t, i0=%b, i1=%b,cin=%b,Sum = %b,Carry %b", $time,i0,i1,cin,o,cout);
      endmodule
```

Replace


UE22CS251A

```
Last login: Wed Oct 2 19:07:14 on ttys000
abhishekp@Abhisheks-MacBook-Air-3 ~ % cd downloads
abhishekp@Abhisheks-MacBook-Air-3 downloads % iverilog -o dsn basicfa.v rca_tb.v rca.v
abhishekp@Abhisheks-MacBook-Air-3 downloads % vvp dsn
VCD info: dumpfile rca_test.vcd opened for output.
                                0, i0=0000, i1=0000, cin=0, Sum = 0000, Carry 0
At time =
                              260, i0=0000, i1=0000, cin=1, Sum = 0001, Carry 0
At time =
At time =
                              360, i0=0001, i1=0001, cin=0, Sum = 0010, Carry 0
At time =
                              460, i0=0001, i1=0001, cin=1, Sum = 0011, Carry 0
                              560, i0=0010, i1=0010, cin=0, Sum = 0100, Carry 0 660, i0=1010, i1=1011, cin=0, Sum = 0101, Carry 1
At time =
At time =
                              760, i0=1010, i1=1011, cin=1, Sum = 0110, Carry 1
At time =
                              860, i0=1100, i1=1101, cin=0, Sum = 1001, Carry 1
At time =
At time =
                              960, i0=1111, i1=1110, cin=0, Sum = 1101, Carry 1
At time =
                             1060, i0=1111, i1=1110, cin=1, Sum = 1110, Carry 1
rca_tb.v:60: $finish called at 2060 (100ps)
abhishekp@Abhisheks-MacBook-Air-3 downloads % gtkwave rca_test.vcd
To: 206 ns
                                                                         Marker
                                                                                 98 400 ps | Cursor
                   clk=1
                   cout =1
                 i0[3:0] =F
                 i1[3:0] =E
                  οΓ3:07 =D
                  reset=0
Type Signals
```

Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature:



Name:

ABHISHEK P

SRN:

 $\frac{PES2UG23AM002}{Section: \underline{A}}$