MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION



(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

22423

Subject Code: 22423

MODEL ANSWER

SUMMER-19 EXAMINATION

Subject Title: Linear Integrated Circuits

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for anyequivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q.N.	Answer	Marking Scheme
Q.1		Attempt any Five :	10-Total Marks
	a)	State ideal value of given parameters for Op-Amp IC 741: (i) Slew rate (ii) SVRR	2M



	(iii) Input bias current	
	(iv) Gain bandwidth product.	
Ans:	The ideal value of given parameters for Op-Amp IC 741 is given by:	(Each
	i) Slew rate= ∞	mark)
	(ii)SVRR= 0	
	(iii)Input bias current= 0	
	(iv)Gain bandwidth product=∞	
b)	Draw circuit diagram of OP- AMP based basic differentiator.	2M
Ans:	Circuit diagram of differentiator:-	1M
	V _{in} \bigotimes $\bigvee_{\overline{I}_{E}}$ $\bigvee_{\overline{I}_{B}}$ $\bigvee_{\overline{I}_{B}}$ $\bigvee_{\overline{I}_{B}}$ $\bigvee_{\overline{I}_{C}}$ $\bigvee_{\overline{I}_{C$	labelin 1M
c)	State the merits of active filter over passive filter.	2M
Ans:	 Merits of active filter over passive filter are: Less cost due to the variety of cheaper op-amp and absence of costly inductors. Gain and frequency adjustment flexibility since the op-amp is able to providing gain; the input signal is not attenuated as in case of passive filters. Active filter is easier to tune or adjust as compare to passive filters. No loading problem because active filter provides excellent isolation between individual stages due to high input impedance. Active filters are small in size and less bulky (due to absence of "L") and rugged. Non floating input and output. 	(Any two merits 1 Mark each)
d)	Define following terms related with filter: (i) Roll off Rate (ii) Pass band	2M




MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

	Ans:	(i) Roll off Rate:	
		The rate at which gain falls off rapidly in stop band is called Roll off rate	1M each
		(ii) Pass band:	
		A pass band is the range of frequencies that can pass through a filter.	
	e)	State the function of IC 555.	2M
	Ans:	The 555 timer IC is an integrated circuit (chip) used in a variety of timer, pulse generation,	Any 2
		and oscillator applications. The 555 can be used to provide time delays, as an oscillator, and as a flip-flop element.	1M each
	f)	Give classification of filter based on components used.	2M
	Ans:	Classification of filter based on components used are:	1 M
		1. Active filters(components such as transistor, OP-AMP)	each
		2. Passive filters(components such as R,L,C)	
	g)	Define order of filter with suitable example.	2M
	Ans:	Order of the filter:-	1M
		It depends on the rate at which filter's gain decreases or increases after or before cut off frequency.	
		For example:	1M
		1. If gain of the filter is reduced by -20 dB / decade or increases by +20 dB / decade then	
		the filter is of 1 st order.	
		2. If gain of the filter is reduced by -40 dB / decade or increases by +40 db / decade then	
		the filter is of 2 nd order and so on.	
Q 2		Attempt any Three:	12M
	a)	Draw pin diagram of IC 741 and state the function of each pin.	414
			4M
	Ans:		







(ISO/IEC - 27001 - 2005 Certified)




Fig: Wein bridge oscillator using OP-AMP


Explanation:-

- The feedback signal in this oscillator circuit is connected to the non-inverting input terminal so that the op-amp works as a non-inverting amplifier.
- The condition of zero phase shift around the circuit is achieved by balancing the bridge, zero phase shift is essential for sustained oscillations.
- The frequency of oscillation is the resonant frequency of the balanced bridge and is given by the expression fo = $1/2\pi RC$
- At resonant frequency (fo), the inverting and non-inverting input voltages will be equal and "in-phase" so that the negative feedback signal will be cancelled out by the positive feedback causing the circuit to oscillate.
- From the analysis of the circuit, it can be seen that the feedback factor β = 1/3 at the frequency of oscillation. Therefore for sustained oscillation, the amplifier must have a gain of 3 so that the loop gain becomes unity.
- For an inverting amplifier the gain is set by the feedback resistor network R_f and R_i and is given as the ratio $-R_f/R_i$.


c) Describe the operation of FM Demodulator using PLL with block diagram.

4M


Ans: (Any one Diagram 2 M, Explanation 2 M)












(ISO/IEC - 27001 - 2005 Certified)

Ans: (Diagram = 2M & Derivation=2M)

2M



(NOTE: Any related other Derivation can be considered)

Derivation:-

2M

The expression for the current passing through diode is always given by,

$$I_F = I_O \left(e^{\frac{V_F}{V_T \eta}} - 1 \right)$$

Where,

 $I_F = Feedback current through diode$

 $I_O = Reverse saturation current$

 $V_F = Forwardvoltagedrop$

 Π = constant i.e. 1 for Ge& 2 for Si

$$V_T = \frac{KT}{q}$$

 $K = Boltzmann's constant = 1.38 * 10^{-23}$

T = Temperature in Kelvin [273K = 0°C]

 $q = Electric charge = 1.692*10^{-19} C$

As $e^{\frac{V_F}{V_T\eta}} \gg 1$

$$\therefore I_F = I_O\left(e^{\frac{V_F}{V_T\eta}}\right)$$

(ISO/IEC - 27001 - 2005 Certified)

	(ISO/IEC - 27001 - 2005 Certified)
	$rac{I_F}{I_O} = \left(e^{rac{V_F}{V_T \eta}} ight)$
	Taking natural log on both side,
	$log_{e}\left(e^{rac{V_{F}}{V_{T}\eta}} ight) = \ log_{e}\left(rac{I_{F}}{I_{O}} ight)$
	$\frac{V_F}{\eta V_T} log_e e = log_e \left(\frac{I_F}{I_O}\right)$
	As $log_e e = 1$
	$\therefore rac{V_F}{\eta V_T} = \ log_e \left(rac{I_F}{I_O} ight)$
	$V_F = \eta V_T log_e \left(\frac{I_F}{I_O}\right) \dots (1)$
	Now from figure,
	$V_F = V_B - V_O$
	$V_F = -V_O$ (Since $V_B = 0$ from virtual ground concept)
	$-V_F = V_O$
	$\dot{V}_O = -\eta V_T log_e \left(\frac{I_F}{I_O}\right) \dots (2)$
	Now apply KCL at node B,
	$I_1 = I_B + I_F$
	$\therefore I_1 = I_F$
1	1 1

$$\therefore \frac{V_i - V_B}{R_i} = I_F$$

 $\label{eq:loss_equation} \therefore I_F = \frac{V_i}{R_i} (\text{Since } V_B = 0 \ from virtual ground concept})$

Put this into eqn 2

$$V_O = -\eta V_T log_e \left(\frac{V_i}{R_i I_O}\right)$$




MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

c)	Sketch a second order low-pass butter worth filter with higher cut-off frequency of 1.6 kHz and voltage gain of 1.586.		4
Ans:	Given data:		
	$F_{H} = 1.6KHz$		
	$A_V = 1.586$		
	Solution:		
	Let $C_1 = C_2 = 0.005 \mu F$	2M	
	(NOTE: Any assumed values can be consider and accordingly Calculations changes.)		
	$R_1 = R_2 = \frac{1}{2\pi F_H C} = \frac{1}{2\pi 1.6K \ 0.005\mu} = 19.89 \text{K}\Omega$ '/2 M formula & ½ calculation		
	$\mathbf{A}_{\mathrm{V}} = 1 + \frac{R_F}{R_i} \qquad \qquad \mathbf{1/2} \; \mathbf{M}$		
	$1.586 = 1 + \frac{R_F}{R_i}$		
	$\frac{R_F}{R_i} = 0.586$		
	$R_F = 0.586 R_i$		
	Let, $R_i = 19.89K\Omega$		
	$R_F = 11.655K\Omega \dots \frac{1}{2} \mathbf{M}$		
	Designed Circuit:	2M	









a)	Identify the following waveforms. Label the circuit name and draw the circuit diagram for the same (Refer Fig.No.1).	4M
	Vin Vutp VLTP Vo +Vset Fig. No. 1	
Ans:	Identification:	2N
	The circuit which provides given Waveforms is Schmitt Trigger using Op-amp.	
	Circuit Diagram:	2M
	V _{in} \triangleright \triangleright \triangleleft	
b)	What is the use of level shifter stage? Draw its circuit diagram.	4M
Ans:	Use of level shifter stage: Level shifting stage is used to bring the dc level to zero volts w. r. t. ground. Op-amp is a direct coupled amplifier, So when input is zero or at ground potential, the output of op-amp will be at some positive DC level which is an error voltage called as offset voltage. So in order to pull this o/p DC offset voltage to zero, the DC level shifter is	2M
	used.	2M
















a)	IfR ₁ =47 Ω ,R ₂ =27k Ω ,V _{out} =0.5 V _{pp} square wave for op-amp based inverting Schmitt trigger circuit with supply voltage \pm 15V .Determine threshold voltage V _{UTP} , V _{LTP} and hysteresis voltage VH. For 741 maximum output voltage swing is \pm 14V.	
Ans:	Given data:- R_1 =47 Ω , R_2 =27k Ω Vout =0.5Vpp Vsat = ±14V	2M eac
	For an inverting Schmitt Trigger	
	V_{in} $+$ V_{o} $+$ R_{1} \downarrow R_{2} \downarrow \downarrow \downarrow	
	(Diagram is Optional)	
	Note: - The labeling of R_1 & R_2 Can be interchanged in the configuration so the formula is changed for calculating UTP & LTP.	2
	Upper Threshold Voltage V _{UTP} = $(R_1/R_1+R_2) * +V sat$	
	$= (47/47 + 27*10^3) * 14$	
	= 0.02433V OR 24.33mV	
	OR	
	Upper Threshold Voltage V _{UTP} = $(R_2/R_1+R_2) * +V$ sat	
	$= (27/47 + 27*10^3) * 14$	
	= 13.97V	
	Lower Threshold Voltage V _{LTP} = (R_1/R_1+R_2) * -Vsat	
	$= (47/47 + 27*10^3) *(-14)$	
	= -0.02433V OR -24.33mV	
	OR	

(ISO/IEC - 27001 - 2005 Certified)

Lower Threshold Voltage
$$V_{LTP} = (R_2/R_1 + R_2) * -Vsat$$

$$= (27/47 + 27*10^3) *(-14)$$

$$= -13.97 mV$$

$$\textbf{Hysteresis Voltage} \qquad \qquad = \quad V_{UTP} \quad \text{-} \quad V_{LTP}$$

= 24.33 - (-24.33) mV

= **48.66mV**

OR


Hysteresis Voltage = V_{UTP} - V_{LTP}

= 13.97 - (-13.97)V

6M

= 27.94V

Identify and draw the op- amp based filter circuit to fulfill the following frequency response.






	The given frequency response is of first order butter worth high pass filter	2M
	Circuit diagram of first order butter worth high pass filter:-	4M
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
c)	Explain working of op-amp as an instrumentation amplifier with neat diagram.	6M
Ans:	Circuit diagram of Instrumentation amplifier:-	3M
	(NOTE:- Instrumentation amplifier using 1 or 2 OPAMP also can be given the marks)	
	Explanation:- Fig: Instrumentation amplifier using three Op- Amp	3M
	V ₁ o V ₀₁	3M




	Av = \[\begin{aligned} Av = \left(\frac{1}{R2} \right) \text{ \frac{R4}{R3}} \] Av = Av1 x Av2 Therefore, 5. Hence by using a variable resistor R ₂ the overall gain can be easily and linearly varied. 6. The output is then given by Vo = Av * (V ₁ - V ₂)	
Q.6	Attempt any TWO:	12N
a)	Draw the designed circuit for getting output voltage $V_o \! = \left(V_a + V_b + V_c \right) / 3 \mbox{ and suggest modifications for converting into scaling amplifier}.$	6M
	$R_{1} \qquad V_{2} \qquad R_{F}$ $+V_{0} \qquad +V_{0} \qquad +V_{$	
	Explanation: The output voltage is equal to the average of all the input voltages times the gain of the circuit $(1+Rf/R1)$ hence the averaging amplifier. If gain $(1+Rf/R1) = 1$ then the output voltage will be equal to average of all the input voltages. $Vo = \frac{Va + Vb + Vc}{3}$	2M
	Modification to convert averaging amplifier into the Scaling amplifier:- This can be accomplished by selecting the value of three input resistors of different value thus the output voltage of scaling amplifier is	2M
	$\mathbf{Vo} = (\mathbf{R_f} / \mathbf{R_a} * \mathbf{V_a} + \mathbf{R_f} / \mathbf{R_b} * \mathbf{V_b} + \mathbf{R_f} / \mathbf{R_c} * \mathbf{V_c})$	







(ISO/IEC - 27001 - 2005 Certified)



3M

Working:-


indow detector uses two comparators C_1 and C_2 . The reference voltage of inverting comparator C_1 is V_{UTP} and the reference voltage of the non inverting comparator C_2 is V_{LTP} . Assume $V_{LTP} < V_{UTP}$.

When $Vin < V_{LTP} (V_L)$ then the differential voltage of C_2 is negative. Hence output of C_2 is low. Vin is also less than V_{UTP} . Hence output of C_1 is high and output Vo of gate is low.

II: When $Vin > V_{UTP}(V_H)$, then the differential input voltage of C_2 is high. The differential input voltage of C_1 is negative. The differential input voltage of C_1 is negative. output of C_1 is low and output Vo of AND gate is low.

II: When $V_{LTP} < V_{UTP}$, OR $V_{L} < V_{UTP}$ the differential input voltage of C_1 and C_2 is positive and output is high. The output of AND gate is high.

forms:-



1M



	ass band gain of two. Draw the designed circuit.	
Ans:	Given data: Pass band gain $(A_f) = 2$; Cut-off Frequency $(fc) = 2 \text{ kHz}$;	
	Calculations:	4M
	(NOTE:- The assumption of any value will be considered. According to that calculated final answer will change.)	
	Pass band Gain (Af) is given by the formula:	
	$A_f = 1 + R_F / R_1$ (1M)	
	Here $A_F = 2$	
	Therefore $2=1+R_F/R_1$ (1M)	
	So, $1 = R_F / R_1$	
	Therefore, $R_F = R_1$	
	Let $R_F = 10k\Omega$,	
	Therefore R_1 = $10k\Omega$ (1M)	
	Assume $C=0.01 \mu F$	
	But $Fc = 1/2\pi RC$	
	But Fc= 2kHz	
	Therefore, 2 kHz= $1/2\pi$ RC	
	R= $1/2\pi$ x 2x 10^3 x 0.01x 10^{-6} Therefore, R= 7.96 kΩ (1M)	
	1 nerefore, R = 7.96 Rt2 (1 V1)	
	Designed circuit:-	2M
	B = Ink o P = Ioks	
	R,= 10K2 RF= 10K1	
	+ Vec	
	4	
	R=7.96K2	
	T-VEE	
	(2) Vin To To	
	=0.0146	
	Hystensis Voltage YAN EVERT	



MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous)