


Problem-4.2 20010 100

Solno



260

Problem-4.3

Solmo


[w2 w3 f]	01.1
0001	Cold and Daylo
0 1 0	- WI +
1 10 11 (-) 42 + 403	0 102+ W3
1906-1100	0 0021 003
0 0 0	1 W2 W3
0 1 0 1 (> W2 W3	2 22191
1 0 1 7 W2 W3	Land Alberta
140 (10 m (0) full	W W2
1111	- Doll
(1000 miles 1) ft.	
	45

Problem - 4.5 Solmo f= 0, W2 W3 + W, W2 W3 + W, W2 W3 + W,WZW3 The expansion in term of w, gives, > f = w, (w3+w2)+ w, (w2 w3). Problem- 4.10 Som: f(w,,w2,:.., wn)=w,f(0,w2,...,wn)+ (1, w2, ..., wn)

By duality: $f(\omega_1, \omega_2, \dots, \omega_n) = (\omega_1 + f(0, \omega_2, \dots, \omega_n))$ $(\overline{\omega_1} + f(1, \omega_2, \dots, \omega_n)).$

Problem - 4.12 50 m°: Refer to figure 3.15, So = x₀⊕y₀⊕ Co — ① C1 = PoCo + 90 — ②

The xor gate can be implemented using a MUX is shown in Figure 1.




of 'x' and 'y' is implemented


- So using the 1st MUX and the
outcome of it is again

XORED with the 'C' using

the second Mux resulting in So=xo@Yo@Co

 $C_1 = P_0C_0 + g_0 = (x_0 + y_0)C_0 + x_0y_0.1$ = $(x_0 + y_0)C_0 + x_0y_0(C_0 + C_0) = (x_0 + y_0 + x_0y_0)C_0 + (x_0y_0)C_0$





Problem-4.18

Solm: The given voicing code in the question is a 2-to-4 decoder with an Enable input.

It's not a good Style of programming. This code

is not earry to read. Again, in this code, here if statement are used. But, the voulog compiler often turns if statements into multiplexer in which care the resulting decoder may have multiplexers controlled by the Enable signal on the output side.

```
Problem- 4.26
  Soln: Verilog module - 2 to 4 binary decoder
  using an if else statement.
  module: if 2 to 4(W, Y, En);
  input En;
  input [1:0] W;
  output reg[0:3] y;
  always @ (w, En)
   begin
  if (En == 0)
   Y = 4'60000; doors no offer rehard
 if (w = = 00)
   7 = 4'61000; with mi mines bear of year
   Y = 4'60100; love at the
 else if (w==10) oxalqithim oti elimetate
  Y = 4'60010) men por present probable probable
  424'61000 j
else if (\omega = = 01)
  Y= 4'60100;
else if (w = = 10)
```

```
Y=4'60010;
dse if (w = = 11)
 7=4160001;
end;
end module;
Verilog module - 3 to 8 binary Lecodor cesing two
instances of the if 2 to 4 module.
module h3 to 8 (W, Y, En)
input [2:0] w;
input En;
output [0:7] 4;
wire [o: 2] m;
if 2 to 4 dec 2 (w[o; 1], y[o:3], (w[z], En));
if 2 to 4 dec2 (w[o:1], 7[4:7], (w[2], En));
```

end module;