
# Name: Samun Islam Ahmed ID: 2019380182



# page - 321

Problem - 5-1

Sol" The following is the circuit diagram




(Figl. 200) [E:0] + [1:0] ( ) 1 20 ) 1 20 ) 1 0+ 0 1

In figure - 2 notice that there are three different D flip-flops, the first element is a normal 'D' latch. It follows the 'D' input provided the clock is high. The second D flip-flop is a positive clock edge modifies from 0 to 1:

input English

The tast 'D' flip-flop is a negative clock edge triggered one. This device responds only when the clock input modifies from 1 to 0. The output timing diagram of the three outputs Qa, Qb, and Qe is shown in Figure -3.



Problem- 5.2 Somo NAND based & R Latch.

Another basic latch circuit constructed using cross-coupled NAND gates is shown in Fig 7.5.

The operation of NAND 3-R latch. To understand the operation of NAND-based 5-R latch is

Shown in Table 7.2 which is different from that of a NOR-based 5-R latch. This latch is called as 3-R latch. i.e., here 5=0 & R=1 will set the latch.




Fig: NAND based 3- R Lortch.

Case 1: The first condition is  $\bar{s}=0$  and  $\bar{R}=0$ . When latch inputs go to 0, latch outputs go to 1, i.e.,  $\bar{Q}_{n+1}=1$  and  $\bar{Q}_{n+1}=1$ . This condition is ambiguous & Should not be used.

Case 2: The condition  $\bar{s}=0$  and  $\bar{R}=1$  always produces  $Q_{n+1}=1$  regardless of the present state of the latch output. This condition sets the state of the latch, i.e, as shown  $Q_{n+1}=1$  &  $\bar{Q}_{n+1}=0$ 


Case 3: The condition 3=1 and R=0 forces the lower NAND gate output to 1; i.e,  $\bar{a}_{n+1}=1$ .

Now both the inputs of upper NAND gate are 1, and therefore the output of upper NAND gate is Low, i,e,  $a_{n+1}=0$ , regardless. of the prior State of the latch. This condition resets (clear) the latch i.e.  $a_{n+1}=0$  and  $\bar{a}_{n+1}=1$ 

The Cast condition  $\bar{s}=1$  and  $\bar{k}=1$  does not affect the State of the latch. It remains in it's prior State.

In	puts	Du.	tputs	Action	
3	ē	Qn+	an+	1	
0	100	?	?	Forbidden	
0	1	1	0	set	
1	stot?	000	1-10	Reset	
1	1	an	an	change	

Table 7.2+ Tr with table of NAND-gotes 5-R latch-




S-P Latch using 4 NAND gates.

Problem - 5.3



lytch is all the



characteristic table of gated SR Latch.

cik	5	R	Q+ 1	Comments
0	×	×	a	No change
1	0	0	Q	No change de de de la
1	0	1	0	Reset
1	1	0	-	SET SE 12 SIT TOST
1	1	1	1x	priore State.
	1	1	1	I with a study of study ?

Avoid it

Grated SR latch is basic latch. If S= 1 and R=0, which forces the latch into the state Q=1. If S=0 and R=1, which causes a=0. If S=0 and R=0, which cause 'o' holds the value of course, the changes in state occur only when THE WALL THE THE CIK=1.

Problem - 5.4

Soln: The asynchronous samuntial sequential circuit is implemented using T flip flops. The circuit generates 50-MH2 at 0. & 25 MH2 at 0.4 & 12.5 MH2 at 0.2 for a 100 MH2 clock signal.

At T=1, conversion circuit becomes,





Fig: 1

This Fig-1, to replace 't' flip flop with D flip flop



circuit is operated in the raising edge of clock.

On the state of th

Tolock = 10ns To = 20ns -

FLOCK = 100 MH2 Fr = 50 MH2

T, = 40ns

Fi = 25MH2

The clock frequency at first flip flop, a is


Q. = fclock = 100MH2 = 50MH2

And, the clock frequency at first flipflop a, is

 $Q_1 = \frac{\int clock}{2^2} = \frac{100MH2}{4} = 25MH2$ 

Thus, timing diagram for the three clock signeds has been drawn with measonable delays.

ولمداد



uplDown	A	B	c	A+	8+	C+
1	0	1	0	0	0	1
men pp 1 day	0	316	-10	011	PHO	0
1	1	0	0	0	1	1
1	1	0	1	1	00	0
1	11	1	0	1	0	1
Tura 3	doch	GJ.	120	TW	of	0 -

Problem - 5.17


Soln: Couter work based on clock pulse.

Timing diagram is given know for the counter

Problem - 5-15

# a is changing as soon as the rising edge of clock pulse entered. A, changing when rising edge of a entered.

# Counting sequence determined by analysing flip flops in each clock pulse. So, the counting Sequence for the given counter is 000,001, 010,111



Problem - 5.9 whor at shed of or guilton Solmo Before writing code for a T flip-flop with an asynchronous clear input, notice the difference between asynchronous clear input & synchronous clear input. Comosbano

In synchronous circuits, the changes in the clear input signal occur shortly after an action clock edge which means synchronous clear input flip-flip to be deared to 'O' shortly after the edge of dock. So, in synchronous circuits 'clear input' is depends. on the clock edge indirectly.

While writing verilog code for the synchronous

circuits, only clock inputs should be in the always block sensitive list. always @ ( pos, edgect ) whereas writing verilog code for the asynchronous circuits, place clock input as well as clock input in the always block sensitive list. always @ (posedne cik or posedne clear) Recall T flip flop characteristic table

Table 100 111 010 100 000

0 (a(t) nothing to do, holds the value Complement the OCA)

Verilog code representing a T flip-flop with an asynchronous clear input.

module + ff. async\_dear(T, cir, clear, a) Lo synchronous curcuits, the on

input T, cik, clear;

output q; mortes no rotes pleased touse tourse tour

always@(posedge cik or posedge clear) If Clear to school with oraffo persons of about of

beginnes en tropie clare clare input is depring

exit (-+) are set not also policies positiones aliely.

(12)

: Subom his

begin

92=! 9;

end

end module

Thus, desired T flip-flop implemented

### froblem - 5.20

else

Soln: The term synchronous counter refers to changes in flip-flops of the counter are clocked at the same time by a common clock pulse. Input "reset" assertion is also performed at time of clock pulse.

MOD-12 counter counts as follows:0,1,2,3,4,5,6,7,8,9,10,11,0 (repeat)
Write Verilog code (behavioural model) that represents
a modulo-12-up counter with synchronous reset.

module Modulo\_12\_up\_counter(cik, rst, a, an);
input cik, rst;
output [3:0] a, an;
reg [3:0] a;
always @(posedge cik)
if (rst 11 a = 4161011)
Q = 4160000;

0131

```
Q(=Q+1'61;
    assign an =~ a;
    end module;
   Write test-modulo_12-up_counter;
              These doornal IT flip-flop implemented
   11 Input
   reg cik;
   reg rst; anoton returns anomalous and all and
   Moutputs
   wire [3:0] Q;
  wire [3:0] an; and solve solve solves rommes so per om
  11 Instantiate the Unit Under Test (UUT)
  Modulo-12-up-counter out Com
              ·CIK(CIK) (11,01,0,8) +18,0,10,0
          aff (leter chety color (detrois of politics) direct
  speed snowed (00) year nothing do el-oppose to
             an (an) sotrone que el chor
  initial begin
  11 Initialize Inputs
  C1K=0;
 Mwait 1000s for global reset to finish
  pst = 1;
                                  11:00000 12:70
#10
```

CIK = 0; all got a to had have gut 11 wait 100ns for global reset to finish 11 Add stimulus here tend of all to sulver all ni squares of of square always one times of someth the testands of #5 CIK = ! CIK; howards floots of got gift was end module technism) = top File-trop) + txor gote

Problem - 5.21

= 1ns + 1ns Solmo Refer to the sequential circuit is Fig 7.25 in the textbook. The longest path (critical path) delay in the circuit is from the output of FF. to the input no of MFF3.06 MUNICIAM MY DWITT BOOK TOLKING

From the output of Ff to the input of Ffz. There are 3 AND gates + one XOR gate + one 2 to 1 multiplexer. The propagation delay of each AND gate, XOR gate and 2 to 1 multiplexer gates is 1 ms.

So total largest delay in the circuit is 3(1ns) AND gate + 1(1ns) xor gate + 1(1ns)2 to 2 multiplexer = 5 ms.

Setup and hold of a stip-stop is 3ns & 1ns
respectively. Let us check if they are any hold time
violations in the circuit. In this case, we need to
examine the shortest possible delay from a positive
edge to a change in the value of the 'D' input.
The shortest path through the circuit are from
each stip-stop to itself through and xor gate.

tea(min) = tp(flip-flop) + txor gote

= 1ns + 1ns

wi zer et = 2ns > to leiturpe e ent of sold en

The textusoile. The langest path Coultins soth) delay

consider hold time in maximum clock frequency. Therefore, the delay of critical path include the propagation delay through three AND gates, one xor-gate delay, 2 to 1 multiplexer & propagation delay of flip-flop. Must also account for the setup time of flip-flop Qg. This gives,

Tmin = tp(sup-stop) + 3tp(AND gate) + tp(xorgate) +

+PC2 to, multiplexed + tsu

$$= 1ns + 3(2ns) + 1ns + 1ns + 3ns$$


$$= 1ns + 3ns + 1ns + 4ns + 3ns$$

$$F_{\text{max}} = \frac{1}{T_{\text{min}}} = \frac{1}{9_{\text{NS}}} = \frac{1}{9 \times 10^9} = 0.111 \times 10^9$$

Problem - 5.25

Solno

LFSR diagram



clock

# LFSR Structural Diagram module Ifor(R,L, dock,a) imput [0:2] R input t, clock; output reg[o:2]a; always @ (posedge clock) sifile Q <= R a<={a[2],a[0]^a[2],a[2]}; end module module Ifsr\_td; hieg [o:2]R; reg L, dock; wire [o:2]a; Ifor ma (.clock (clock), . L(L), .R(R), .Q(a)); initial begin clock = 1'61; foreever # 5 dock = ~ clock

always @ Crosedge clock)
\$ display ("R = % b, L = % b, Q = % b", R, L, Q);

initial kegin Q=001; L=1'61; @ (negedge clock) L= 1'60; repent [20] @ (negedge clock); \$ finish end 501"; Consider the following Vocided code end module Simulation Resolt 10

module if sylp, clock 00 = D R=001, L=0, Q= 110 R=001, L=0, L=0, R= 001 1 02011 : Hools is twom R = 0011 L=0, Q= 111 R=001, Q= 101 R= 001, L =0, A = 100 R=001, a = 010 L 20, 0 = 001 R=001, 1 =01 Q = 110 R = 001, 1 20, R = 001, Q = 011 L 20, R= 001/ L 20, 0 = 111 2=001/ Q = 101 L=0, R= 001, L20, Q = 100 B = 010 R = 001/ L 201

R=001, L=0, Q=001 R=001, L=0, Q=110 R=001, L=0, Q=011 R=001, L=0, Q=101 Q=001, Q=101Q=001, Q=101

## Problem - 5.29

Som: Consider the following Veriley code of a linear feedback snift register:

module ifsr(R,L, clock,Q);

input [0:2] R;

imput L, clock;

output reg [0:2] Q;

always @ Crosedge clock)

if (L)

QL=R

dre a = {a[2], a[0], a[1]^a[2]};

endmodule

€ Driawn the diagram