Final Project: UART Design

CEG 3155

Abilaash Uthayachandran

#300116640

Nutan Nimkar

#300127333

Due Date: 12/08/2021

# **Objective**

The objective of this project is to design and build a complete UART in VHDL:

- Design, realize and test transmitter and receiver modules.
- Design, realize and test a baud rate generator.
- Demonstrate a complete understanding for the design of a UART and its interface in a real-time system.

### **Problem and Solution**

The problem at hand is to implement a UART, by realizing the UART components (receiver and transmitter) and by realizing the UART control circuits and finally by connecting the lot to real sensors and actuators. All code was done in VHDL in structural format. We directly jumped onto the coding aspect of the project due to not having enough time to create the FSM. We used the designs provided in the lab manual to start the implementation of the project

### Code

```
library ieee;
    use ieee.std logic 1164.all;
 2
    use IEEE.STD LOGIC UNSIGNED.ALL;
 3
 4
    ⊟entity TrafficLightController is
 5
 6
       port (
           GClock : in std logic;
           GReset : in std logic;
 8
           MSC, SSC : in std_logic_vector(3 downto 0);
 9
           SSCS : in std logic;
10
11
           MSTL, SSTL : out std logic vector(2 downto 0);
12
           BCD1, BCD2 : out std logic vector (3 downto 0)
13
        );
     end TrafficLightController;
14
15
16
    □architecture rtl of TrafficLightController is
17
        type state type is (A, B, C, D);
18
         signal current state, next state : state Type;
        signal counter_ls: std_logic_vector(27 downto 0):= x"00000000";
19
20
        signal delay_count:std_logic_vector(3 downto 0):= x"0";
21
        signal clk_ls_enable: std_logic;
22
        signal delay_3s, delay_S, delay_M, R_EN, YM_EN, YS_EN: std_logic:='0';
23
     --Design the clock
24
    □ begin
25
26
          process (GCLOCK, GRESET)
    27
              begin
28
    if (GRESET='1') then
29
                    current state <= A;
30
    \Box
                  elsif(rising edge(GCLOCK)) then
31
                    current state <= next state;
32
                  end if;
33
           end process;
34
35
           --Designs the
          process (GCLOCK)
36
    37
              begin
38
                 if (rising edge (GCLOCK)) then
    39
                     counter 1s <= counter 1s + x"0000001";
40
41
    if(counter_ls >= x"0000003") then
42
                       counter 1s <= x"00000000";
43
                     end if;
44
              end if:
45
           end process;
```

```
P
47
             process (GCLOCK)
48
                begin
                   if(rising_edge(GCLOCK)) then
  if(clk_ls_enable='l') then
49
     50
     51
                           if(R EN = '1' or YM EN = '1' or YS EN = '1') then
52
53
                              delay count <= delay count + x"1";
     |
|-
                              if((delay_count = x"9") and R_EN = 'l') then delay_3s <= 'l';
54
55
                                 delay_M <= '0';
56
                                 delay_S <= '0';
57
58
                                 delay_count <= x"0";
     占
                              elsif((delay_count = x"2") and YM_EN = '1') then
  delay_3s <= '0';</pre>
59
60
                                 delay_M <= 'l';
61
                                 delay_S <= '0';
62
63
                                 delay_count <= x"0";
                              elsif((delay_count = x"2") and YS_EN = '1') then
64
     delay_3s <= '0';
delay_M <= '0';
65
66
                                 delay_S <= '1';
67
                                 delay_count <= x"0";</pre>
68
     69
70
                                 delay 3s <= '0';
71
                                 delay_M <= '0';
delay_S <= '0';</pre>
72
73
                              end if;
74
                           end if:
75
                       end if;
76
                    end if;
77
             end process;
78
79
             process (current_state, SSCS, delay_S, delay_M, delay_3s)
     80
                begin
     81
                   case current_state is
82
                       when A =>
                           R EN <= '0';
83
                           YM EN <= '0';
84
                           YS EN <= '0';
85
                          MSTL <= "100"; --Green light on Main Street
86
                          SSTL <= "001"; --Red light on Side Street
87
88
89
                          if (SSCS = '1') then -- If vehicle is detected on farm way by sensors
     next_state <= B;</pre>
90
```

```
十日一日
 79
            process (current_state, SSCS, delay_S, delay_M, delay_3s)
 80
               begin
 81
                   case current_state is
 82
                      when A =>
 83
                        R EN <= '0';
                        YM EN <= '0';
 84
                        YS_EN <= '0';
 85
 86
                        MSTL <= "100"; -- Green light on Main Street
 87
                        SSTL <= "001"; --Red light on Side Street
 88
 89
     自上日
                        if(SSCS = 'l') then -- If vehicle is detected on farm way by sensors
 90
                           next_state <= B;
 91
                           next_state <= A;
 92
 93
                        end if;
 94
 95
                      when B =>
 96
                         R EN <= '0';
                         YM EN <= '1';
 97
                         YS_EN <= '0';
 98
                        MSTL <= "010"; --Yellow light on Main Street
99
100
                        SSTL <= "001"; --Red light on Side Street
101
     自上日
                        if(delay_M = 'l') then
102
103
                           next state <= C;
104
105
                           next_state <= C;
106
                        end if;
107
108
                      when C =>
109
                        R EN <= '1';
                         YM EN <= '0';
110
                        YS EN <= '0';
111
                        MSTL <= "001"; --Red light on Main Street
112
113
                        SSTL <= "100"; -- Green light on Side Street
114
115
                        if(delay_3s = '1') then
                           next_state <= D;
116
117
118
                           next_state <= D;
                        end if;
119
120
                     rehon D -->
```

```
95
                        when B =>
                            R EN <= '0'
96
                            YM_EN <= '1';
YS EN <= '0';
98
                            MSTL <= "010"; --Yellow light on Main Street
                            SSTL <= "001"; --Red light on Side Street
101
                            if(delay_M = 'l') then
                               next_state <= C;
                            else
104
106
                            end if;
107
                        when C =>
                            R EN <= '1':
109
                            YM EN <= '0';
110
                           YS_EN <= '0';
MSTL <= "001"; --Red light on Main Street
111
112
                            SSTL <= "100"; --Green light on Side Street
113
114
                            if(delay_3s = 'l') then
115
                               next_state <= D;
116
117
                              next_state <= D;
118
                            end if;
120
                        when D =>
121
                            R EN <= '0';
                            YM_EN <= '0';
123
124
                            YS EN <= '1';
                            MSTL <= "001"; --Red light on Main Street
SSTL <= "010"; --Yellow light on Side Street
126
127
     129
                               next_state <= A;
                            else
130
132
                            end if:
134
                        when others =>
                            next_state <= A; -- Default is Green on main street, red on side street
135
                     end case;
136
137
              end process;
138
```

The code shown here contains all the components for the controller. The timer is designed using the global clock input with a 1 second counter variable to count when MSC or SSC is reached. The state transitions are implemented on line 25 where the current and next state are stored, and the transition occurs. The block of code after line 79 is to change all the light inputs to whatever state the code is on. Also, when the state changes, the next state is determined here depending on what the output of the previous state is and what the current state is. The "Enable" signals are used for checking the state of the signal and the MSTL and SSTL are then derived using simple logic from the state table in Figure 1. After each state is run through, the code will output the state of both signals and then use those outputs to determine the state of the next signals when the timer reaches 0.

The code shown below is for the UART which takes all the devices we have designed and connects them altogether to design the UART. The main components implemented in the UART are the following: transmitter, receiver, address decoder, asynchronous register, enabled D flip flop, and the baud rate generator.

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
entity UART is
  port (
      i RxD:in std logic;
      i clk: in std logic;
     i_enable, i_resetBar: in std_logic;
     i ADDR: in STD LOGIC VECTOR(1 downto 0);
     i_r_wBar:in std_logic;
     io BUS:inout std_logic_vector(7 downto 0);
      o_TxD, o_IRQ: out std_logic
   );
end UART;
architecture structure of UART is
   signal int SCSR, int SCSR, int SCSRr: std logic vector(7 downto 0);
   signal int baud, int baud8, int OE, int FE, int RDRF, int TDRE, int TDREo : std logic;
   signal int_TDRaddr, int_SCCRaddr, int_SCCRladdr, int_RDRaddr : std_logic_vector(7 downto 0);
   component UARTrx is
      port(
        i BAUDx8 :in std logic;
        i RxD :in std logic;
        i_enable, i_resetBar :in std_logic;
o_RDR :out std_logic_vector(7 downto 0);
        o FE, o RDRF :out std logic
      );
   end component;
   component baudrategenerator is
      port (
        i clk :in std logic; -- clock is assumed at 25.175 MHz
        i_resetBar, i_enable :in std_logic;
        i_sel :in std_logic_vector(2 downto 0);
         o baud, o baud8 :out std logic
   end component;
```


```
component UARTtx is
  port (
     i BAUD
                :in std logic;
     i_enable, i_resetBar :in std_logic;
     i TDR :in std logic vector(7 downto 0);
                :in std_logic;
:in std_logic;
     i loadTDR
     i TDRE
     o TxD
                :out std logic;
     o_TDRE
                 :out std logic
  );
end component;
component asyncReg8b IS
  PORT (
     i d, i load :in std logic vector(7 downto 0);
     o q :out std logic vector(7 downto 0)
  );
end component;
component enardFF 2 IS
  PORT (
     i resetBar : IN STD LOGIC;
     i d : IN STD LOGIC;
     i enable : IN STD LOGIC;
     i clock : IN STD LOGIC;
     o_q, o_qBar : OUT STD_LOGIC
   );
end component;
component address decoder IS
  PORT (
     i addr: in STD LOGIC VECTOR(2 downto 0);
     o BUS, o TDR , o SCCR: out STD LOGIC VECTOR(7 downto 0);
     o SCSRr, o SCCRl: OUT STD LOGIC VECTOR(7 downto 0);
     i BUS, i RDR, i SCSR, i SCCR, i OE: in STD LOGIC VECTOR (7 downto 0)
  );
end component;
```

```
begin
addrDecoder: address decoder
 port map(
     i_addr(0) => i_r_wBar,
      i_addr(1) => i_ADDR(0),
      i \text{ addr}(2) => i \text{ ADDR}(1),
      o BUS => io BUS,
     o TDR => int TDRaddr,
      o_SCCR => int_SCCRaddr,
      o_SCSRr => int SCSRr,
      o_SCCRl => int_SCCRladdr,
      i BUS => io BUS,
      i_RDR => int RDRaddr,
      i SCSR => int SCSR,
      i_SCCR => int_SCCR,
      i_OE => int_SCSR
   );
OEgate: enardFF 2
 port map(
     i_resetBar => i_resetBar,
     i_d => int_SCSR(6),
      i enable => i enable,
      i_clock => int RDRF,
      o q => int OE,
      o_qBar => open
   );
Baud: baudrategenerator
  port map (
     i_clk => i_clk,
     i_resetBar => i_resetBar,
      i_enable => i_enable,
      i \text{ sel}(0) => int SCCR(0),
      i_sel(1) => int_SCCR(1),
      i sel(2) => int SCCR(2),
      o baud => int baud,
      o_baud8 => int_baud8
```


);

```
Rx: UARTrx
  port map (
     i BAUDx8 => int baud8,
     i RxD => i RxD,
     i enable => i enable,
     i resetBar => i resetBar,
      o_RDR => int_RDRaddr,
     o FE => int FE,
      o RDRF => int RDRF
   );
Tx: UARTtx
  port map (
     i BAUD => int baud,
      i enable => i enable,
     i_resetBar => i_resetBar,
      i TDR => int TDRaddr,
      i loadTDR => int TDRE,
      i_TDRE => int TDRE,
      o TxD => o TxD,
      o TDRE => int TDREo
   );
SCSR: asyncReg8b
  port map (
      i d(0) => int FE and not(int SCSRr(0)),
      i d(1) => int OE and not(int_SCSRr(1)),
      i d(2) => '0',
      i d(3) => '0',
      id(4) => '0',
      i d(5) => '0',
      i d(6) => int RDRF and not(int SCSRr(6)),
      i d(7) => ((int TDRE or int TDREo) and not(int SCSRr(7))) or not(i resetBar),
      i_load(0) => (int_FE or not(i_resetBar)) or int_SCSRr(0),
      i load(1) => (int OE or not(i resetBar)) or int SCSRr(1),
      i_load(2) => ('0' or not(i_resetBar)),
      i load(3) => ('0' or not(i resetBar)),
      i load(4) => ('0' or not(i resetBar)),
      i load(5) => ('0' or not(i resetBar)),
      i_load(6) => (int_RDRF or not(i_resetBar)) or int_SCSRr(6),
      i load(7) => (int TDREo or not(i resetBar)) or int SCSRr(7),
      o_q => int_SCSR
   );
```

### Verification



This is the waveform simulation of the traffic light counter when MSC is given an input of "0001" and SSC is given an input of "0100".



Simulation of the UART using random variable inputs to display what the output would look like.

## Conclusion

In this lab we implemented our UART using the devices such as the transmitter, receiver, address decoder, etc. however, due to some errors and time constraints, we were unable to complete the UART FSM. The project has a working UART with no errors, and the lab 3 traffic light controller still works with a working result. Our FSM design was not completed as we did not know how the ports should be linked between the devices. From our simulations, we can see that the traffic light returns our desired output with the clock being synced with the UART. What we learned from the project is how to design the transmitter/receiver in VHDL with an asynchronous clock. The aspect of the UART is the solid foundation of the project whereas the FSM is the microcontroller which connects the UART and the traffic light to return and print debug messages on every state change.