

Final Project: UART Design

CEG 3155

Abilaash Uthayachandran

#300116640

Nutan Nimkar

#300127333

Due Date: 12/08/2021

## **Objective**

The objective of this project is to design and build a complete UART in VHDL:

- Design, realize and test transmitter and receiver modules.
- Design, realize and test a baud rate generator.
- Demonstrate a complete understanding for the design of a UART and its interface in a real-time system.

## **Problem and Solution**

The problem at hand is to implement a UART, by realizing the UART components (receiver and transmitter) and by realizing the UART control circuits and finally by connecting the lot to real sensors and actuators. All code was done in VHDL in structural format. We directly jumped onto the coding aspect of the project due to not having enough time to create the FSM. We used the designs provided in the lab manual to start the implementation of the project

## Code

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5  entity TrafficLightController is
6  port(
7      GClock : in std_logic;
8      GReset : in std_logic;
9      MSC, SSC : in std_logic_vector(3 downto 0);
10     SSCS : in std_logic;
11     MSTL, SSTL : out std_logic_vector(2 downto 0);
12     BCD1, BCD2 : out std_logic_vector(3 downto 0)
13 );
14 end TrafficLightController;
15
16 architecture rtl of TrafficLightController is
17     type state_type is (A, B, C, D);
18     signal current_state, next_state : state_Type;
19     signal counter_ls: std_logic_vector(27 downto 0) := x"00000000";
20     signal delay_count:std_logic_vector(3 downto 0) := x"0";
21     signal clk_ls_enable: std_logic;
22     signal delay_3s, delay_S, delay_M, R_EN, YM_EN, YS_EN: std_logic:='0';
23
24     --Design the clock
25     begin
26         process(GCLOCK,GRESET)
27         begin
28             if(GRESET='1') then
29                 current_state <= A;
30             elsif(rising_edge(GCLOCK)) then
31                 current_state <= next_state;
32             end if;
33         end process;
34
35         --Designs the
36         process(GCLOCK)
37         begin
38             if(rising_edge(GCLOCK)) then
39                 counter_ls <= counter_ls + x"00000001";
40
41                 if(counter_ls >= x"00000003") then
42                     counter_ls <= x"00000000";
43                 end if;
44             end if;
45         end process;
46     end
```

```

46
47 process(GCLOCK)
48 begin
49     if(rising_edge(GCLOCK)) then
50         if(clk_ls_enable='1') then
51
52             if(R_EN = '1' or YM_EN = '1' or YS_EN = '1') then
53                 delay_count <= delay_count + x"1";
54                 if((delay_count = x"9") and R_EN = '1') then
55                     delay_3s <= '1';
56                     delay_M <= '0';
57                     delay_S <= '0';
58                     delay_count <= x"0";
59                 elsif((delay_count = x"2") and YM_EN = '1') then
60                     delay_3s <= '0';
61                     delay_M <= '1';
62                     delay_S <= '0';
63                     delay_count <= x"0";
64                 elsif((delay_count = x"2") and YS_EN = '1') then
65                     delay_3s <= '0';
66                     delay_M <= '0';
67                     delay_S <= '1';
68                     delay_count <= x"0";
69                 else
70                     delay_3s <= '0';
71                     delay_M <= '0';
72                     delay_S <= '0';
73                 end if;
74             end if;
75         end if;
76     end if;
77 end process;
78
79 process (current_state, SSCS, delay_S, delay_M, delay_3s)
80 begin
81     case current_state is
82         when A =>
83             R_EN <= '0';
84             YM_EN <= '0';
85             YS_EN <= '0';
86             MSTL <= "100"; --Green light on Main Street
87             SSTL <= "001"; --Red light on Side Street
88
89             if(SSCS = '1') then --If vehicle is detected on farm way by sensors
90                 next_state <= B;
91             end if;
92         when B =>
93             R_EN <= '1';
94             YM_EN <= '0';
95             YS_EN <= '0';
96             MSTL <= "010"; --Green light on Main Street
97             SSTL <= "000"; --Red light on Side Street
98             delay_3s <= '1';
99             delay_M <= '0';
100            delay_S <= '0';
101            delay_count <= x"0";
102        end case;
103    end process;
104
105 process (current_state, SSCS, delay_S, delay_M, delay_3s)
106 begin
107     case current_state is
108         when C =>
109             R_EN <= '0';
110             YM_EN <= '1';
111             YS_EN <= '0';
112             MSTL <= "001"; --Green light on Main Street
113             SSTL <= "100"; --Red light on Side Street
114             delay_3s <= '0';
115             delay_M <= '1';
116             delay_S <= '0';
117             delay_count <= x"0";
118         when D =>
119             R_EN <= '0';
120             YM_EN <= '0';
121             YS_EN <= '1';
122             MSTL <= "000"; --Green light on Main Street
123             SSTL <= "010"; --Red light on Side Street
124             delay_3s <= '0';
125             delay_M <= '0';
126             delay_S <= '1';
127             delay_count <= x"0";
128         when E =>
129             R_EN <= '1';
130             YM_EN <= '1';
131             YS_EN <= '1';
132             MSTL <= "111"; --Green light on Main Street
133             SSTL <= "111"; --Red light on Side Street
134             delay_3s <= '1';
135             delay_M <= '1';
136             delay_S <= '1';
137             delay_count <= x"0";
138         when F =>
139             R_EN <= '0';
140             YM_EN <= '0';
141             YS_EN <= '0';
142             MSTL <= "100"; --Green light on Main Street
143             SSTL <= "001"; --Red light on Side Street
144             delay_3s <= '0';
145             delay_M <= '0';
146             delay_S <= '0';
147             delay_count <= x"0";
148         end case;
149     end process;
150
151 process (current_state, SSCS, delay_S, delay_M, delay_3s)
152 begin
153     case current_state is
154         when G =>
155             R_EN <= '0';
156             YM_EN <= '0';
157             YS_EN <= '0';
158             MSTL <= "100"; --Green light on Main Street
159             SSTL <= "001"; --Red light on Side Street
160             delay_3s <= '0';
161             delay_M <= '0';
162             delay_S <= '0';
163             delay_count <= x"0";
164         when H =>
165             R_EN <= '1';
166             YM_EN <= '0';
167             YS_EN <= '0';
168             MSTL <= "010"; --Green light on Main Street
169             SSTL <= "000"; --Red light on Side Street
170             delay_3s <= '1';
171             delay_M <= '0';
172             delay_S <= '0';
173             delay_count <= x"0";
174         when I =>
175             R_EN <= '0';
176             YM_EN <= '1';
177             YS_EN <= '0';
178             MSTL <= "001"; --Green light on Main Street
179             SSTL <= "100"; --Red light on Side Street
180             delay_3s <= '0';
181             delay_M <= '1';
182             delay_S <= '0';
183             delay_count <= x"0";
184         when J =>
185             R_EN <= '0';
186             YM_EN <= '0';
187             YS_EN <= '1';
188             MSTL <= "000"; --Green light on Main Street
189             SSTL <= "010"; --Red light on Side Street
190             delay_3s <= '0';
191             delay_M <= '0';
192             delay_S <= '1';
193             delay_count <= x"0";
194         when K =>
195             R_EN <= '1';
196             YM_EN <= '1';
197             YS_EN <= '1';
198             MSTL <= "111"; --Green light on Main Street
199             SSTL <= "111"; --Red light on Side Street
200             delay_3s <= '1';
201             delay_M <= '1';
202             delay_S <= '1';
203             delay_count <= x"0";
204         end case;
205     end process;
206
207 process (current_state, SSCS, delay_S, delay_M, delay_3s)
208 begin
209     case current_state is
210         when L =>
211             R_EN <= '0';
212             YM_EN <= '0';
213             YS_EN <= '0';
214             MSTL <= "100"; --Green light on Main Street
215             SSTL <= "001"; --Red light on Side Street
216             delay_3s <= '0';
217             delay_M <= '0';
218             delay_S <= '0';
219             delay_count <= x"0";
220         when M =>
211 
```

```

78
79
80 process (current_state, SSCS, delay_S, delay_M, delay_3s)
81 begin
82     case current_state is
83         when A =>
84             R_EN <= '0';
85             YM_EN <= '0';
86             YS_EN <= '0';
87             MSTL <= "100"; --Green light on Main Street
88             SSTL <= "001"; --Red light on Side Street
89
90             if(SSCS = '1') then --If vehicle is detected on farm way by sensors
91                 next_state <= B;
92             else
93                 next_state <= A;
94             end if;
95
96         when B =>
97             R_EN <= '0';
98             YM_EN <= '1';
99             YS_EN <= '0';
100             MSTL <= "010"; --Yellow light on Main Street
101             SSTL <= "001"; --Red light on Side Street
102
103             if(delay_M = '1') then
104                 next_state <= C;
105             else
106                 next_state <= C;
107             end if;
108
109         when C =>
110             R_EN <= '1';
111             YM_EN <= '0';
112             YS_EN <= '0';
113             MSTL <= "001"; --Red light on Main Street
114             SSTL <= "100"; --Green light on Side Street
115
116             if(delay_3s = '1') then
117                 next_state <= D;
118             else
119                 next_state <= D;
120             end if;
121
122         when D =>

```

```

95         when B =>
96             R_EN <= '0';
97             YM_EN <= '1';
98             YS_EN <= '0';
99             MSTL <= "010"; --Yellow light on Main Street
100            SSTL <= "001"; --Red light on Side Street
101
102            if(delay_M = '1') then
103                next_state <= C;
104            else
105                next_state <= C;
106            end if;
107
108            when C =>
109                R_EN <= '1';
110                YM_EN <= '0';
111                YS_EN <= '0';
112                MSTL <= "001"; --Red light on Main Street
113                SSTL <= "100"; --Green light on Side Street
114
115                if(delay_3s = '1') then
116                    next_state <= D;
117                else
118                    next_state <= D;
119                end if;
120
121            when D =>
122                R_EN <= '0';
123                YM_EN <= '0';
124                YS_EN <= '1';
125                MSTL <= "001"; --Red light on Main Street
126                SSTL <= "010"; --Yellow light on Side Street
127
128                if(SSCS = '1') then
129                    next_state <= A;
130                else
131                    next_state <= A;
132                end if;
133
134            when others =>
135                next_state <= A; -- Default is Green on main street, red on side street
136            end case;
137        end process;
138
139    end rtl;

```

The code shown here contains all the components for the controller. The timer is designed using the global clock input with a 1 second counter variable to count when MSC or SSC is reached. The state transitions are implemented on line 25 where the current and next state are stored, and the transition occurs. The block of code after line 79 is to change all the light inputs to whatever state the code is on. Also, when the state changes, the next state is determined here depending on what the output of the previous state is and what the current state is. The “Enable” signals are used for checking the state of the signal and the MSTL and SSTL are then derived using simple logic from the state table in Figure 1. After each state is run through, the code will output the state of both signals and then use those outputs to determine the state of the next signals when the timer reaches 0.

The code shown below is for the UART which takes all the devices we have designed and connects them altogether to design the UART. The main components implemented in the UART are the following: transmitter, receiver, address decoder, asynchronous register, enabled D flip flop, and the baud rate generator.

```

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

entity UART is
    port(
        i_RxD:in std_logic;
        i_clk: in std_logic;
        i_enable, i_resetBar: in std_logic;
        i_ADDR: in STD_LOGIC_VECTOR(1 downto 0);
        i_r_wBar:in std_logic;
        io_BUS:inout std_logic_vector(7 downto 0);
        o_TxD, o_IRQ: out std_logic
    );
end UART;

architecture structure of UART is
    signal int_SCSR, int_SCCR, int_SCSRr : std_logic_vector(7 downto 0);
    signal int_baud, int_baud8, int_OE, int_FE, int_RDRF, int_TDRE, int_TDREo : std_logic;
    signal int_TDRaddr, int_SCCRaddr, int_SCCRladdr, int_RDRaddr : std_logic_vector(7 downto 0);

    component UARTTx is
        port(
            i_BAUDx8 :in std_logic;
            i_RxD :in std_logic;
            i_enable, i_resetBar :in std_logic;
            o_RDR :out std_logic_vector(7 downto 0);
            o_FE, o_RDRF :out std_logic
        );
    end component;

    component baudrategenerator is
        port(
            i_clk :in std_logic; -- clock is assumed at 25.175 MHz
            i_resetBar, i_enable :in std_logic;
            i_sel :in std_logic_vector(2 downto 0);
            o_baud, o_baud8 :out std_logic
        );
    end component;

```

```

component UARTtx is
  port(
    i_BAUD      :in  std_logic;
    i_enable, i_resetBar :in  std_logic;
    i_TDR       :in  std_logic_vector(7 downto 0);
    i_loadTDR   :in  std_logic;
    i_TDRE      :in  std_logic;
    o_TxD       :out std_logic;
    o_TDRE      :out std_logic
  );
end component;

component asyncReg8b IS
  PORT(
    i_d, i_load :in  std_logic_vector(7 downto 0);
    o_q :out std_logic_vector(7 downto 0)
  );
end component;

component enardFF_2 IS
  PORT(
    i_resetBar : IN  STD_LOGIC;
    i_d        : IN  STD_LOGIC;
    i_enable   : IN  STD_LOGIC;
    i_clock    : IN  STD_LOGIC;
    o_q, o_qBar : OUT STD_LOGIC
  );
end component;

component address_decoder IS
  PORT(
    i_addr: in STD_LOGIC_VECTOR(2 downto 0);
    o_BUS, o_TDR , o_SCCR: out STD_LOGIC_VECTOR(7 downto 0);
    o_SCSRr, o_SCCRl: OUT STD_LOGIC_VECTOR(7 downto 0);
    i_BUS, i_RDR, i_SCSR, i_SCCR, i_OE: in STD_LOGIC_VECTOR(7 downto 0)
  );
end component;

```



```

begin

addrDecoder: address_decoder
  port map(
    i_addr(0) => i_r_wBar,
    i_addr(1) => i_ADDR(0),
    i_addr(2) => i_ADDR(1),
    o_BUS => io_BUS,
    o_TDR => int_TDRaddr,
    o_SCCR => int_SCCRaddr,
    o_SCSRr => int_SCSRr,
    o_SCCRl => int_SCCRladdr,
    i_BUS => io_BUS,
    i_RDR => int_RDRaddr,
    i_SCSR => int_SCSR,
    i_SCCR => int_SCCR,
    i_OE => int_SCSR
  );

OEgate: enardFF_2
  port map(
    i_resetBar => i_resetBar,
    i_d => int_SCSR(6),
    i_enable => i_enable,
    i_clock => int_RDRF,
    o_q => int_OE,
    o_qBar => open
  );

Baud: baudrategenerator
  port map(
    i_clk => i_clk,
    i_resetBar => i_resetBar,
    i_enable => i_enable,
    i_sel(0) => int_SCCR(0),
    i_sel(1) => int_SCCR(1),
    i_sel(2) => int_SCCR(2),
    o_baud => int_baud,
    o_baud8 => int_baud8
  );

```

Rx: UARTrx

```
port map(  
    i_BAUDx8 => int_baud8,  
    i_RxD => i_RxD,  
    i_enable => i_enable,  
    i_resetBar => i_resetBar,  
    o_RDR => int_RDRaddr,  
    o_FE => int_FE,  
    o_RDRF => int_RDRF  
);
```

Tx: UARTtx

```
port map(  
    i_BAUD => int_baud,  
    i_enable => i_enable,  
    i_resetBar => i_resetBar,  
    i_TDR => int_TDRaddr,  
    i_loadTDR => int_TDRE,  
    i_TDRE => int_TDRE,  
    o_TxD => o_TxD,  
    o_TDRE => int_TDREo  
);
```

SCSR: asyncReg8b

```
port map(  
    i_d(0) => int_FE and not(int_SCSRr(0)),  
    i_d(1) => int_OE and not(int_SCSRr(1)),  
    i_d(2) => '0',  
    i_d(3) => '0',  
    i_d(4) => '0',  
    i_d(5) => '0',  
    i_d(6) => int_RDRF and not(int_SCSRr(6)),  
    i_d(7) => ((int_TDRE or int_TDREo) and not(int_SCSRr(7))) or not(i_resetBar),  
    i_load(0) => (int_FE or not(i_resetBar)) or int_SCSRr(0),  
    i_load(1) => (int_OE or not(i_resetBar)) or int_SCSRr(1),  
    i_load(2) => ('0' or not(i_resetBar)),  
    i_load(3) => ('0' or not(i_resetBar)),  
    i_load(4) => ('0' or not(i_resetBar)),  
    i_load(5) => ('0' or not(i_resetBar)),  
    i_load(6) => (int_RDRF or not(i_resetBar)) or int_SCSRr(6),  
    i_load(7) => (int_TDREo or not(i_resetBar)) or int_SCSRr(7),  
    o_q => int_SCSR  
);
```

```

    int_TDRE <= int_SCSR(7);


SCCR: asyncReg8b
port map(
    i_d(0) => int_SCCRaddr(0) and i_resetBar,
    i_d(1) => int_SCCRaddr(1) and i_resetBar,
    i_d(2) => int_SCCRaddr(2) and i_resetBar,
    i_d(3) => '0',
    i_d(4) => '0',
    i_d(5) => '0',
    i_d(6) => int_SCCRaddr(6) and i_resetBar,
    i_d(7) => int_SCCRaddr(7) and i_resetBar,
    i_load => int_SCCRladdr,
    o_q => int_SCCR
);

o_IRQ <= (int_SCCR(7) and int_SCSR(7)) or (int_SCCR(6) and (int_SCSR(1) or int_SCSR(6)));


end structure;

```

## Verification



This is the waveform simulation of the traffic light counter when MSC is given an input of “0001” and SSC is given an input of “0100”.



Simulation of the UART using random variable inputs to display what the output would look like.

## Conclusion

In this lab we implemented our UART using the devices such as the transmitter, receiver, address decoder, etc. however, due to some errors and time constraints, we were unable to complete the UART FSM. The project has a working UART with no errors, and the lab 3 traffic light controller still works with a working result. Our FSM design was not completed as we did not know how the ports should be linked between the devices. From our simulations, we can see that the traffic light returns our desired output with the clock being synced with the UART. What we learned from the project is how to design the transmitter/receiver in VHDL with an asynchronous clock. The aspect of the UART is the solid foundation of the project whereas the FSM is the microcontroller which connects the UART and the traffic light to return and print debug messages on every state change.