

- 10 weeks
- Computer Types - 3A
 - Functional units
 - Basic operational concepts
 - Bus structure - 8M
 - Software performance
 - Computer Generations
 - Multiprocessors vs multi computer

Data representations

Fixed point floating point.

Conversions

Binary to Hexa
Decimal
Octal

Hexa - Binary
Octal
Decimal

Octal - Binary
Hexa
Decimal

Complements - 1's comp

$$\begin{array}{r}
 1001 \\
 0110 \\
 +1 \\
 \hline
 0111
 \end{array}$$

Signed - $A+B$, $A-B$
($A < B$, $A > B$, $A = B$)

Binary codes

Digital logic circuit

Module - 2

Minimization of logic -

K-Map

- universal gates (NAND, NOR)

- Basic gates (AND, OR, NOT)

combinational circuit

H.A, F.A, MUX, DEMUX, Encoder, Decoder

sequential circuit Digital logic circuit - II

Flipflops - S-R, J-K, D, T

SR, D } Register

JK, T } counter

Shift register [SR, D, JK]

counters [JK, T]

PLD's

Module 3

3

Signe

Fixed point -
Arithmetic

- Addition/subtraction ^{with Example}
- Multiplication { Booth
Normal
- Division

A - Floating point

Addition/subtraction

- Multiplication
- Division

ready

with H/w Implementation

ready Instruction set

ready Addressing Modes

B


+ Basic Machine Instructions -

ready

IA-32 pentium except

21 14 14 26 3 25 1 16 16 27 5
7 4 25 7

processor organization



Memory organization

- B
- Concept of Memory
 - RAM, ROM (4, 5, 6) Memory organization
 - Memory hierarchy - (13, 14)
 - Cache memories
 - Virtual memories
 - Secondary Storage.
 - Memory Management

I Module 5:

(1)

- units Introduction to I/O - 2, 3
- unit-II Interrupts - H/w
- unit-III Enabling & disabling interrupts (4-5)

II (Device control Document) Device control

or DMA \rightarrow separate

unit IV \rightarrow Interface circuits [pointer to processor connect, Key Board to processor connect...]

- unit V (12-13)

unit VI Standard I/O - [14-17]

Long answers

Imp \rightarrow Threaset

DMA

Interface circuit

Standard I/O

Short Ans

Introduction to I/O

Device control

[12]

Interrupts \rightarrow Enabling disabling