CEEN 3130 SWITCHING CIRCUITS THEORY

AUTHOR Austin Koch

Vending Machine Simulation

PORTFOLIO PROJECT #2 Due May 6th, 2015

The Peter Kiewit Institute University of Nebraska

Objectives

- To apply knowledge of VHDL and ASM state machines to a Real Life Problem
- To generate code that will function as a realistic Vending Machine

Design Requirements

Discussion of Constraints:

The purpose of this project is to generate code that will dispense out products based upon user inputs of various coins and selections. This project is an echo of many of the other projects and labs performed throughout the course. This project, though in aims to be a realistic model, will allow some leeway. First of which, the design does not accommodate for continuous inputs and would, in a real life setting, treat a prolonged input as an infinite sum of currency. This was accounted for by user monitored inputs.

The constraints of the project also included the necessity of a multiplexor in lieu of direct input selections, an Adder to attain the running total, a shift register to store that value, and a comparator to signify when enough change has been returned.

Components:

CONTROLLER:

The device uses a controller to input and output signals to and from the components in the lab.

ADDER:

This device asynchronously adds or subtracts two inputs, based upon whether or not a sub line is set high. In this case the storage register contents and the value selected by the mux.

COMPARATOR:

This component compares the value of the storage register with the value of the mux. If the storage is less than the arbitrary value, component will output a high signal indicating the total is too low to return change.

STORAGE REGISTER:

Takes on the value of sum of the Adder. Will store the incoming value if enable storage is high. Sends out stored value to be used by Adder.

System Operation

The machine will monitor to see if any change has been entered into the system, a nickel, dime, or quarter, and will keep a running total of the change deposited. Once the user makes a selection, then the machine will dispense the drink, subtract the cost from the running total, and then return change until there is nothing left in the running total. Change is signified by high outputs R5, R10, and R25, each signifying the value of the coin being changed. The device will signify when enough change has been given when the comparator deems the potential change value is greater than what is left on the store register.

The mux determines its values based on two select lines from the controller. The values change depending on state and will go through a cycle to test and see if using a quarter, dime, or nickel value is most appropriate.

After a price is selected the machine will go through each coin, starting with 25, and use the comparator to determine if the total is less than the change being subtracted. If it is, NEG will go high and the controller will turn off the arithmetic and move onto the next value. Once all three have been used, the total should be zero.

Portfolio Project 2 – Spring 2015.

CEEN 3130 Switching Circuit Theory

In this exercise you will design the electronics for a vending machine. The machine will accept nickels, dimes, and quarters. It has products that cost either 10 cents or 25 cents. It will give the correct change for the amount of money deposited and the product selected.

INPUTS: All inputs will be high for one clock period. They will not change at the same time as the rising edge of the clock. Inputs will be spaced so all of your machine's computations will be done before the next input occurs. You do not have to wait for the input to return to low before proceeding.

N: Nickel has been inserted

D: Dime has been inserted

Q: Quarter has been inserted

P10: Product costing 10 cents has been selected

P25: Product costing 25 cents has been selected

OUTPUTS:

R5: Returns a nickel. Is high for one clock period.

R10: Returns a dime. Is high for one clock period.

R25: Returns a quarter. Is high for one clock period.

OPERATION:

The machine will total the value of coins deposited. Your design does not have to limit the amount deposited. You can assume it will be less than 100.


When one of the product selectors is selected the value of the product is deducted from the total. The circuit will then return as many quarters as possible, followed by as many dimes as possible and finally nickels until the total is zero.

All the prior requirements for ASM charts, code, and simulations apply. Simulate using the three input sequences shown. As always, your simulation will have ALL signals into/out of the control unit, states, and values of counters and registers. Show the grouped values of the counters and registers.


The portfolio project will be submitted in hardcopy and electronic format. For the electronic format, all sections will be assembled into one pdf file with the *name yourlastname_proj2* and sent to Blackboard. (Don't zip the files together) Include the following verification.

I did not receive assistance in designing the circuit other than from the course instructor nor did I share my design with any other student.


Signed	d		




Input: Quarter, Quarter, Dime, Nickel = 65; Selection = 10. Change: Quarter, Quarter, Nickel = 55.



Input: Dime, Dime, Quarter, Nickel = 50; Selection = 10. Change: Quarter, Dime, Nickel = 40.



Input: Dime, Nickel, Quarter = 40. Selection = 25. Change: Dime, Nickel = 15.



```
-- Austin Koch 3130 Portfolio 2--
    library ieee;
    use ieee.std logic 1164.all;
    use ieee.std_logic_unsigned.all;
 6
   entity addsub is
    port(A, B : in std_logic vector(7 downto 0);
 7
          S: in std logic;
9
          F : out std logic vector(7 downto 0));
10 end addsub;
11 architecture ADD SUB of addsub is
12
     begin
13
            Process(A, B, S)
14
           BEGIN
               IF S = '1' THEN
15
16
                 F <= A - B;
17
               Else
18
                 F \ll A + B;
19
               END IF;
20
           END PROCESS;
21
22
    end ADD SUB;
23
24
    _____
25
26
    library ieee;
27
    use ieee.std logic 1164.all;
    use ieee.std logic unsigned.all;
28
29
30
   entity MUX is
31 port(S1, S2 : IN STD_LOGIC;
32
          N, D, Q : IN std logic vector(7 downto 0);
33
          F : out std logic vector(7 downto 0));
34
35
   End MUX;
36
37
   Architecture Behavior of MUX IS
38
    --Signal Fs : STD LOGIC VECTOR(7 downto 0);
39
   BEGIN
40
     Process(N, D, Q, S1, S2)
41
       BEGIN
42
           IF S1 = '0' AND S2 = '0' THEN
43
               F <= "00000000";
44
           ElsIF S1 = '0' AND S2 = '1' THEN
45
             F \ll N;
47
           ElsIF S1 = '1' AND S2 = '0' THEN
              F <= D;
48
49
           ELSE
50
            F <= Q;
51
            END IF;
   END TF;
END PROCESS;
52
53
54 END Behavior;
55
```

```
_____
 57
 58
    LIBRARY ieee;
 59
    USE ieee.std logic 1164.all;
    USE ieee.std logic unsigned.all;
 60
61
62
     Entity Comp IS
 63
        PORT (A, B : IN STD_Logic_Vector(7 downto 0);
            TH : OUT STD LOGIC);
 64
65
    END Comp;
66
 67
    Architecture Behavior OF Comp IS
 68
 69
   BEGIN
 70
      Process (A, B)
71
       BEGIN
 72
           TH <= '1';
 73
           IF A > B THEN
 74
           TH <= '0';
 75
           END IF;
 76
       END PROCESS;
77
78
    END Behavior;
79
80
     _____
81
    library ieee;
    use ieee.std logic 1164.all;
82
    use ieee.std logic unsigned.all;
83
84
85
    entity STORE is
    port(Reset, Clk, ENSTOR : IN STD LOGIC;
86
87
          D : in std logic vector(7 downto 0);
88
          F : out std logic vector(7 downto 0));
89
   END STORE;
90
 91
    ARCHITECTURE FUNC OF STORE IS
92
    SIGNAL Fs : STD LOGIC VECTOR (7 downto 0);
93 BEGIN
          PROCESS (Reset, CLK, ENSTOR, D, Fs)
94
95
         BEGIN
96
           IF RESET = '0' THEN
              Fs <= "00000000";
97
98
          ELSIF CLK'EVENT AND CLK = '1' AND ENSTOR = '1' THEN
99
              Fs <= D;
100
          ELSE
101
              Fs <= Fs;
          END IF;
102
103
      END PROCESS;
104
     F <= Fs;
105
106
    END FUNC;
107
     ______
108
109
     library ieee;
110
     use ieee.std logic 1164.all;
```

```
111
      use ieee.std logic unsigned.all;
112
113 ENTITY VEND IS
114
            PORT (CLK, Resetn, N, D, Q, P5, P10, P25, NEG : IN STD_LOGIC;
                 M1, M2, SUB, R5, R10, R25, EN : OUT STD LOGIC);
115
    END VEND;
116
117
118
     ARCHITECTURE BEHAVIOR OF VEND IS
119
      TYPE State type IS ( S0, S1, S2, S3, S4, S5, S6, S7);
120 SIGNAL y : State_type;
121 BEGIN
122
              Process(CLK, RESETN, y)
123
124
                  IF RESETn = '0' THEN
                      y <= S0;
125
126
                  ELSIF CLK'EVENT AND CLK = '1' THEN
127
                      Case y IS
128
                          WHEN SO =>
129
                              IF N = '1' OR D = '1' OR Q = '1' THEN
130
                                 y <= S1;
131
                              ELSIF P5 = '1' OR P10 = '1' OR P25 = '1' THEN
132
                                 y <= S2;
133
                              ELSE
134
                                  y <= S0;
135
                              END IF;
136
                          WHEN S1 =>
                              IF N = '0' AND D = '0' AND Q = '0' THEN
137
138
                                  y <= S0;
139
                              ELSE
                                 y <= S1;
140
                              END IF;
141
142
                          WHEN S2 =>
143
                              IF NEG = '1' THEN
144
                                  y <= S3;
145
                              ELSE
146
                                  y <= S5;
                              END IF;
147
148
                          WHEN S3 =>
                              IF NEG = '1' THEN
149
150
                                  y \ll S4;
151
                              ELSE
152
                                 y <= S6;
153
                              END IF;
154
                          WHEN S4 \Rightarrow
                              IF NEG = '1' THEN
155
                                 y <= S0;
156
157
158
                                  y <= S7;
                              END IF;
159
                          WHEN S5 =>
160
                              y <= S2;
161
162
                          WHEN S6 =>
                             y <= S3;
163
164
                          WHEN S7 =>
165
                             y <= S4;
```

```
166
                         WHEN OTHERS =>
167
                          y \leq S0;
168
                      END CASE;
                 END IF;
169
170
                 END PROCESS;
171
172
173
             Process (y, P5, P10, P25, CLK, N, D, Q, NEG)
174
             BEGIN
175
                 M1 <= '0';
176
                 M2 <= '0';
                 SUB <= '0';
177
178
                 EN <= '0';
179
                 R5 <= '0';
                 R10 <= '0';
180
                 R25 <= '0';
181
182
183
184
                      case y IS
185
                          WHEN SO =>
                              IF N = '1' THEN
186
187
                                 M2 <= '1';
                                  EN <= '1';
188
189
                              ELSIF D = '1' THEN
190
                                  M1 <= '1';
191
                                  EN <= '1';
                              ELSIF Q = '1' THEN
192
                                  M1 <= '1';
193
                                  M2 <= '1';
194
                                  EN <= '1';
195
196
                              ELSIF P5 = '1' THEN
197
                                  SUB <= '1';
198
                                  M2 <= '1';
199
                                  EN <= '1';
200
                              ELSIF P10 = '1' THEN
201
                                  SUB <= '1';
                                  M1 <= '1';
202
                                  EN <= '1';
203
                              ELSIF P25 = '1' THEN
204
                                  SUB <= '1';
205
206
                                  M1 <= '1';
207
                                  M2 <= '1';
208
                                  EN <= '1';
209
                              END IF;
210
                          WHEN S1 =>
211
                              IF N = '1' THEN
212
                                 M2 <= '1';
                                  EN <= '1';
213
214
                              ELSIF D = '1' THEN
                                  M1 <= '1';
215
                                  EN <= '1';
216
                              ELSIF Q = '1' THEN
217
                                  M1 <= '1';
218
                                  M2 <= '1';
219
220
                                  EN <= '1';
```

```
221
                             END IF;
222
                          WHEN S2 =>
223
                             M1 <= '1';
                             M2 <= '1';
224
225
                          WHEN S3 =>
                           M1 <= '1';
226
227
                          WHEN S4 \Rightarrow
228
                          WHEN S5 \Rightarrow
229
                              M1 <= '1';
230
                              M2 <= '1';
                             SUB <= '1';
231
232
                              EN <= '1';
233
                              R25 <= '1';
234
                          WHEN S6 =>
235
                             M1 <= '1';
236
                              SUB <= '1';
237
                              EN <= '1';
                              R10 <= '1';
238
239
                          WHEN S7 =>
240
                             M2 <= '1';
241
                              SUB <= '1';
242
                              EN <= '1';
243
                              R5 <= '1';
                  END CASE;
244
245
                 END PROCESS;
246
247 END BEHAVIOR;
248
```

