```
// An Nguyen, Darren Do
        // 3/8/2024
// EE 371
 2
3
 4
        // Lab #6, Task #2
 5
        // HEX_RAM module takes a 4-bit input 'in' and produces a 7-bit output 'out'. // The primary purpose of this module is to convert the 4-bit input into its // hexadecimal equivalent and represent it in a 7-segment display format.
 6
 8
9
        module HEX_RAM(in, out);
10
              input logic [3:0] in;
11
              output logic [6:0] out;
12
13
14
15
                   always_comb assigns the HEXADECIMAL 4 bit inputs to a 7-segment display
              // always_comb as
// format output
16
              always_comb
17
                   case(in)
18
19
                   4'h0: out = 7'b1000000:
                   4'h1: out = 7'b1111001;
20
21
22
23
24
25
                   4'h2: out = 7'b0100100;
                   4'h3: out = 7'b0110000;
                   4'h4: out = 7'b0011001;
                  4 h4: Out = 7 b0011001;

4'h5: out = 7'b0010010;

4'h6: out = 7'b0000010;

4'h7: out = 7'b1111000;

4'h8: out = 7'b0000000;

4'h9: out = 7'b0011000;
26
27
28
29
30
31
32
33
                   4'hA: out = 7'b0001000;
                   4'hB: out = 7'b0000011;
                   4'hC: out = 7'b1000110;
                   4'hD: out = 7'b0100001;
4'hE: out = 7'b0000110;
4'hF: out = 7'b0000110;
34
                   default: out = 7'bx;
35
                   endcase
36
37
        endmodule
38
        // HEX_KAM_testbench examines the functionality of the HEX_RAM module.
// As the value of the 4-bit inputs increases, the 7 segment HEX display
// should also change as well. Likewise, when the 4-bit inputs decreases,
// the HEX display should also reflect that change.
module HEX_RAM_testbench();
   logic clk;
   logic [3:0] in;
   logic [6:0] out;
39
        // HEX_RAM_testbench examines the functionality of the HEX_RAM module.
40
41
42
43
44
45
46
47
48
              HEX_RAM dut (.in, .out);
49
              parameter clock_period = 100;
50
51
52
53
54
55
56
57
              initial begin
                   clk <= 0
                   forever #(clock_period /2) clk <= ~clk;</pre>
              end
              initial begin
                   in <= 4'b0000;
58
                   for (int i = 0; i < 16; i++) begin
59
                        in += 4'b0001; @(posedge clk);
60
                   end
61
                   $stop;
62
              end
        endmodule
63
64
```