```
// An Nguyen, Darren Do
       // 3/7/24
// EE 371
 2
      // LAB 6, task#2
//
// Inputs:
 4
 5
 6
 7
       // clk: Timer to indicate the functionality of our module.
 8
9
       // reset: Resets our counter back to '0'.
       // in: Indicates that a car has entered our parking lot.
10
          full: Indicates that no parking spots are open, nothing should be counted in this case
11
12
       // Outputs:
          16-bit car_in: Outputs the total number of cars in our parking lot beginning at hour '0' to hour '7'.
13
14
15
16
       // Logic:
       ^{\prime\prime}/^{\prime} 16-bit car_in_internal: Keeps track of the number of cars in our parking lot beginning
17
                                '0' to hour '7'.
18
19
      module car_Tracker(clk, reset, in, full, car_in);
           input logic clk, reset, in, full;
output logic [15:0] car_in;
20
21
22
23
           logic [15:0] car_in_internal;
          // if reset, the car count goes to '0'.
// else, we keep couting when a car enters.
always_ff @(posedge clk) begin
24
25
26
27
               if (reset)
28
                   car_in_internal <= 0;
29
               else begin
30
                   if (in && ~full)
31
32
                       car_in_internal <= car_in_internal + 1;</pre>
               end
33
           end
34
35
           assign car_in = car_in_internal;
36
      endmodule
37
38
      // 1.) Cars are coming in and the parking lot is not full.
// In this case, the counter should go up.
// 2.) Cars are coming in and the rest.
39
40
41
      // 2.) Cars are coming in and the parking lot is full.
// In this case, the counter should NOT go up.
module car_Tracker_testbench();
logic clk, reset, in, full;
42
43
44
45
46
47
           logic [15:0] car_in;
48
           car_Tracker dut1(.*);
49
50
51
52
53
           parameter clock_period = 100;
           initial begin
               forever #(clock_period /2) clk <= ~clk;</pre>
54
55
           end
56
57
           initial begin
               reset <= 1; in <= 0; full <= 0; @(posedge clk);
reset <= 1; @(posedge clk);</pre>
58
59
60
               reset <= 0; @(posedge clk);</pre>
               // full is off, it should count
for (int i = 0; i < 5; i++) begin</pre>
                   in <= 1; @(posedge clk);</pre>
63
64
65
               // full is off, it should NOT count
66
               full <= 1; @(posedge clk);</pre>
67
               for (int i = 0; i < 5; i++) begin
68
                   in <= 1; @(posedge clk);</pre>
69
               end
70
               $stop;
71
           end
72
73
       endmodule
```

74 75 76