```
1   // An Nguyen, Darren Do
2   // 3/7/24
3   // EE 371
4   // LAB 6, task#2
5   //
6   // Inputs:
7   // clk: Timer to indicate the functionality of our module.
8   // reset: Not used in this module.
9   // in: input that's going into the double D flip flops.
10  //
11  // Outputs:
12  // out: output from the double D flip flops.
13  //
14  // logic:
15  // out_ff1: take signal from first D flip flop to the second.
16  module flipFlop (clk, reset, in, out);
17     input logic clk, reset;
18     input logic in;
19     output logic out;
20     logic out_ff1;
21
22     // First Flip Flop
23     always_ff @(posedge clk) begin
24        out_ff1 <= in;
25     end
26
27     // Second Flip Flop
28     always_ff @(posedge clk) begin
29        out <= out_ff1;
30     end
31  endmodule
32
33  // This testbench's only job is to show how an input is going through the double
34  // flip flop.
35  module flipFlop_testbench();
36     logic clk, reset;
37     logic in;
38     logic out;
39
40     flipFlop dut (.clk, .reset, .in, .out);
41
42     parameter CLOCK_PERIOD = 100;
43     initial begin
44       clk <= 0;
45       forever #(CLOCK_PERIOD / 2) clk <= ~clk;
46     end
47     // reset and then show the input signal coming in
48     initial begin
49        in <= 1'b0; reset <= 1'b1; repeat(4) @(posedge clk);
50        reset <= 1'b0;          @(posedge clk);
51        in <= 1'b1;  repeat(2) @(posedge clk);
52        in <= 1'b0;  repeat(4) @(posedge clk);
53        in <= 1'b1;  repeat(6) @(posedge clk);
54        in <= 1'b0;  repeat(4) @(posedge clk);
55        in <= 1'b1;  repeat(1) @(posedge clk);
56        in <= 1'b0;  repeat(3) @(posedge clk);
57        $stop;
58     end
59
60  endmodule
```