```
// An Nguyen, Darren Do
      // 3/8/2024
// EE 371
 2
 4
      // Lab #6, Task #2
 5
      // counter takes in 2 input logic 'clk' and 'reset', in addition to 'en'. It // outputs a 3-bit logic 'out'. clk represents the clock used and reset represents the input
 6
      // needed to reset the system to state 0. 'en' is used to signify that parking lot
 8
      operational
 9
      // hours has ended and we need to cycle through the RAM. 'Out' represents working hour,
10
      // {\sf from}0 -> 8. With this clock, it should cycle through the RAM at roughly {\sf 1}
      second/transition.
      module counter(clk, reset, en, out);
\overline{12}
13
           input logic clk, reset;
14
          input logic en;
          output logic [2:0] out;
15
16
           // intermediate logic to keep track of the current hour
17
          logic [2:0] count;
18
19
          // if reset is called, or en is NOT enabled, hold the count @ '0'.
20
21
          // Else, keep increasing count.
always_ff @(posedge clk) begin
              if (reset | ~en)
count <= 3'b000;
22
23
24
25
26
27
28
29
30
31
              else
                  count \leftarrow count + 3'b001;
          end
          // used a temp variable to keep track of the count before assigning it to the
          // final output.
          assign out = count;
32
33
      endmodule
      // counter_testbench tests the functionality of the counter module. For this testbench,
34
      // we care about the case that the counting portion of our 'counter' should only work when // en is '1', else it stays in the '0' count. We also care that after it counts up to '7', it should be able to cycle back to '0'.
35
36
37
38
39
      module counter_testbench();
          logic clk, reset, en;
logic [2:0] out;
40
41
42
          counter dut1 (.*);
43
44
45
          parameter clock_period = 100;
           initial begin
46
              clk <= 0
47
48
              forever #(clock_period /2) clk <= ~clk;</pre>
49
          end
50
51
52
53
54
55
          initial begin
              // Initialize our inputs
              reset <= 1; en <= 0; @(posedge clk);
reset <= 0; en <= 1; @(posedge clk);
               // Let it cycle
56
57
58
              for (int i = 0; i < 8; i++) begin
                  @(posedge clk);
              end
59
              $stop;
60
          end
61
62
      endmodule
63
```