```
// An Nguyen, Darren Do
      // 3/7/24
// EE 371
 2
 4
5
      // LAB 6,
//
// Inputs:
         LAB 6, task#2
 6
7
      // clk: Timer to indicate the functionality of our module.
      // reset: Not used in this module.
// in: input that's going into the
 8
9
         in: input that's going into the double D flip flops.
10
11
         Outputs:
     12
13
14
15
16
17
18
19
          input logic in;
output logic out;
20
21
22
23
24
          logic out_ff1;
         // First Flip Flop
always_ff @(posedge clk) begin
out_ff1 <= in;</pre>
25
          end
26
27
28
29
          // Second Flip Flop
          always_ff @(posedge clk) begin
             out <= out_ff1;
30
          end
31
      endmodule
32
33
      // This testbench's only job is to show how an input is going through the double
34
      ^{\prime /\prime } flip flop.
35
      module flipFlop_testbench();
36
37
          logic clk, reset;
          logic in;
38
          logic out;
39
40
          flipFlop dut (.clk, .reset, .in, .out);
41
42
          parameter CLOCK_PERIOD = 100;
43
          initial begin
44
            clk \ll 0;
            forever #(CLOCK_PERIOD / 2) clk <= ~clk;</pre>
45
46
47
          // reset and then show the input signal coming in
48
          initial begin
             49
50
                             repeat(2) @(posedge clk);
repeat(4) @(posedge clk);
repeat(6) @(posedge clk);
repeat(4) @(posedge clk);
repeat(1) @(posedge clk);
repeat(3) @(posedge clk);
51
52
             in <= 1'b0;
53
54
             in <= 1'b1;
             in <= 1'b0;
             in <= 1'b1;
55
             in <= 1'b0;
56
57
             $stop;
58
          end
59
60
      endmodule
```