

```
1 // An Nguyen, Darren Do
2 // 3/8/2024
3 // EE 371
4 // Lab #6, Task #2
5
6 // HEX_RAM module takes a 4-bit input 'in' and produces a 7-bit output 'out'.
7 // The primary purpose of this module is to convert the 4-bit input into its
8 // hexadecimal equivalent and represent it in a 7-segment display format.
9 module HEX_RAM(in, out);
10     input logic [3:0] in;
11     output logic [6:0] out;
12
13
14     // always_comb assigns the HEXADECIMAL 4 bit inputs to a 7-segment display
15     // format output
16     always_comb
17     case(in)
18         4'h0: out = 7'b1000000;
19         4'h1: out = 7'b1111001;
20         4'h2: out = 7'b0100100;
21         4'h3: out = 7'b0110000;
22         4'h4: out = 7'b0011001;
23         4'h5: out = 7'b0010010;
24         4'h6: out = 7'b0000010;
25         4'h7: out = 7'b1111000;
26         4'h8: out = 7'b0000000;
27         4'h9: out = 7'b0011000;
28         4'hA: out = 7'b0001000;
29         4'hB: out = 7'b0000011;
30         4'hC: out = 7'b1000110;
31         4'hD: out = 7'b0100001;
32         4'hE: out = 7'b0000110;
33         4'hF: out = 7'b0001110;
34         default: out = 7'bx;
35     endcase
36
37 endmodule
38
39 // HEX_RAM_testbench examines the functionality of the HEX_RAM module.
40 // As the value of the 4-bit inputs increases, the 7 segment HEX display
41 // should also change as well. Likewise, when the 4-bit inputs decreases,
42 // the HEX display should also reflect that change.
43 module HEX_RAM_testbench();
44     logic clk;
45     logic [3:0] in;
46     logic [6:0] out;
47
48     HEX_RAM dut (.in, .out);
49     parameter clock_period = 100;
50     initial begin
51         clk <= 0;
52         forever #(clock_period / 2) clk <= ~clk;
53     end
54
55     initial begin
56         in <= 4'b0000;
57         for (int i = 0; i < 16; i++) begin
58             in += 4'b0001; @(posedge clk);
59         end
60         $stop;
61     end
62 endmodule
63
64
```