

```
1 // An Nguyen, Darren Do
2 // 3/8/2024
3 // EE 371
4 // Lab #6, Task #2
5
6 // counter takes in 2 input logic 'clk' and 'reset', in addition to 'en'. It
7 // outputs a 3-bit logic 'out'. clk represents the clock used and reset represents the input
8 // needed to reset the system to state 0. 'en' is used to signify that parking lot
9 // operational
10 // hours has ended and we need to cycle through the RAM. 'Out' represents working hour,
11 // starting
12 // from 0 -> 8. With this clock, it should cycle through the RAM at roughly 1
13 // second/transition.
14 module counter(clk, reset, en, out);
15
16     input logic clk, reset;
17     input logic en;
18     output logic [2:0] out;
19     // intermediate logic to keep track of the current hour
20     logic [2:0] count;
21
22     // if reset is called, or en is NOT enabled, hold the count @ '0'.
23     // Else, keep increasing count.
24     always_ff @(posedge clk) begin
25         if (reset | ~en)
26             count <= 3'b000;
27         else
28             count <= count + 3'b001;
29     end
30
31     // used a temp variable to keep track of the count before assigning it to the
32     // final output.
33     assign out = count;
34 endmodule
35
36 // counter_testbench tests the functionality of the counter module. For this testbench,
37 // we care about the case that the counting portion of our 'counter' should only work when
38 // en is '1', else it stays in the '0' count. We also care that after it counts up to '7',
39 // it should be able to cycle back to '0'.
40 module counter_testbench();
41     logic clk, reset, en;
42     logic [2:0] out;
43
44     counter dut1 (.*);
45
46     parameter clock_period = 100;
47     initial begin
48         clk <= 0;
49         forever #(clock_period / 2) clk <= ~clk;
50     end
51
52     initial begin
53         // Initialize our inputs
54         reset <= 1; en <= 0; @(posedge clk);
55         reset <= 0; en <= 1; @(posedge clk);
56         // Let it cycle
57         for (int i = 0; i < 8; i++) begin
58             @(posedge clk);
59         end
60         $stop;
61     end
62 endmodule
63
```