

# A Watchdog in Safety-Critical Java

Mikkel Todberg  
Jeppe Lund Andersen

October 10, 2012

## CONTENTS

<b>1</b>	<b>Requirements</b>	<b>3</b>
1.1	Problem . . . . .	3
1.2	Environment Model and Setup . . . . .	3
1.3	Tasks and Temporal Requirements . . . . .	4
<b>2</b>	<b>Design and Implementation</b>	<b>6</b>
<b>3</b>	<b>WCET and Response-Time Analysis</b>	<b>7</b>

## REQUIREMENTS

### 1.1 Problem

The Watchdog is based on the following problem setting. In a distributed system multiple modules communicate to accomplish a task as seen in Figure 1.1. In case of failure in one or more modules the system should take appropriate actions as other modules may be dependant on the failed module(s). The watchdog has the single goal of detecting such failures of any module and take appropriate action.




Figure 1.1: Three separate modules working on a common task in a distributed setting

### 1.2 Environment Model and Setup

For the watchdog we set up a small hardware setup to model a scenario in which a module periodically provides sensor readings. As other modules would be dependant on these readings, the watchdog must detect any failures in the sensor module. In this case the watchdog only has to monitor a single monitor, however, the actual implementation should allow multiple devices to be monitored.

Figure 1.2 shows the setup of this small model. An Altera DE2-70 FPGA configured to run JOP will host the watchdog application implemented in Safety-Critical Java (SCJ). Connected to the Altera, is a Lego NXT UltraSonic Sensor that provides

Task	Type	Period	Deadline	Priority
<i>Pinger</i>	Periodic	500	200	5
<i>Checker</i>	Periodic	500	100	10
<i>FailureHandler</i>	Aperiodic	-	50	15

Table 1.1: Task Set

distance to objects measures. The connection between the watchdog and sensor happens on an  $I^2C$  bus. Each module on the bus is uniquely identified using a 7-bit address, thus 127 modules can be connected simultaneously. For analysis purposes, the watchdog will be limited to a maximum of 10 connected modules.




Figure 1.2: Altera DE2-70 and Lego NXT UltraSonic Sensor used in hardware setup

### 1.3 Tasks and Temporal Requirements

The tasks required for the watchdog depends on the communication flow. The watchdog can be designed to be the master that initiates and monitors each module, or each module can act as masters that regularly contacts and resets a timer in the watchdog. While the  $I^2C$  is a multi-master protocol, only one master and slave may communicate on the bus at a time. A multi-master approach in this distributed setting with modules contacting the watchdog, could lead to starvation of one or more modules due to repeated bus congestion, leading (incorrectly) to the watchdog assuming a module failure.

Instead we design the system around the watchdog acting as the sole master on the bus, in which failure of each module on the bus checked one by one. We designate three different tasks, (1) for handling  $I^2C$  communication with each slave module, (2) that checks status of each module based on the responses received in the first task and the final task (3) that handles a module failure. The module failure handler is an aperiodic task released by a software interrupt generated by the second checker task in case when a module is deemed failed. Table 1.3 shows the tasks along with related scheduling assignments.

Task	Type	Period	Deadline	Priority
<i>Pinger</i>	Periodic	500	200	10
<i>Checker</i>	Periodic	500	300	5
<i>FailureHandler</i>	Aperiodic	-	50	15

Table 1.2: Transformed Task Set

The periods of the two periodic tasks are assigned such that the watchdog begins its monitor cycle every half second. We assign priorities according to deadline monotonic priority ordering. We argue that despite deadline enforcement and detection not being available in SCJ, it is suitable to consider deadlines due to the precedence relationship between the pinger and checker tasks - not only must both tasks be done executing when either is to be released at a new period, the pinger task must run before the checker one. The implementation must therefore be done to ensure these deadlines hold (this is done as part of the WCET analysis as described in Chapter 3). The deadline of the pinger is set on the assumption that each module communication times out 10 ms after the watchdog initiates communication with it (in which case it is considered failed). In the worst case where the maximum of 10 modules times out, 100 ms will be spent on this alone. In order to correct the priorities and take the precedence relationship into account, we need the checker to have an offset and enforce it to run only after the pinger despite both having the same period. As in Burns<sup>1</sup> we do this by stretching the deadline of the checker task and relate its deadline to the start of the transaction with the pinger, and not its own period and create a new transformed task set as listed in Table 1.3.

It can be discussed whether the pinger and checker task should be a single task, considering the pinger will actually detect whether a module is failed due to timeout. With the  $I^2C$  protocol, where one cannot directly send an asynchronous message to a slave and then let another task could check for response, the pinger must also receive the raw response from a module. This module alone would therefore be able to detect a failure and generate the software interrupt for the failure handler. One could use a special  $I^2C$  microcontroller, dedicated to the communication which the tasks could communicate through, but this is beyond the scope of this. In our case the checker task will simply have to look at the stored results from the pinger.

We made the division into two separate tasks for two reasons, (1) to create a design that would be suitable for use in a case where another communication channel is utilised and (2) for adhering to the *Single Responsibility Principle (SRP)* where an object should have only a single responsibility.

---

<sup>1</sup><http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.25.9149>

## DESIGN AND IMPLEMENTATION




Figure 2.1: UML for the packages in the project

## WCET AND RESPONSE-TIME ANALYSIS