

# **Computer Architecture Lab**

# Introduction

The VHSIC Hardware Description Language is an industry standard language used to describe hardware from the abstract to the concrete level. VHDL resulted from work done in the '70s and early '80s by the U.S. Department of Defense. Its roots are in the ADA language, as will be seen by the overall structure of VHDL as well as other VHDL statements. VHDL usage has risen rapidly since its inception and is used by literally tens of thousands of engineers around the globe to create sophisticated electronic products. VHDL is a powerful language with numerous language constructs that are capable of describing very complex behavior.

## Design Flow

A simplified view of the design flow is presented in figure 1. We assume that the designer already has a set of specifications for which a compliant circuit should be generated. The first step is to write a VHDL code that fulfills such specifications. The code must be saved in a text file with the extension .vhd and the same name as that of its main entity. Next, the code is compiled using a synthesis tool. Several files are generated during the compilation process. The synthesizer breaks down the code into the hardware structures that are available within the chosen device, so during fitting (place and route) each structure inferred by the synthesizer is assigned a specific place inside the device. This positional information is important because it greatly influences the resulting circuit's timing behavior. With the timing information generated by the fitting process, the software allows the circuit to be fully simulated. Once the specifications have been met, the designer can proceed to the final step (implementation), during which a programming file for the device (when using a CPLD or FPGA) or for the masks (for ASICs) is generated. In the case of CPLDs/FPGAs, the design is concluded by downloading the programming file from the computer to the target device.




Figure 1, Simplified VHDL design flow.

# The Structure of a VHDL Design Description

The basic organization of a VHDL Design Description is shown in figure 2. The sample file shown includes an entity- architecture pair and a package.




Figure 2, the Structure of a VHDL Design Description

# Describing Hardware in VHDL

VHDL Descriptions consist of primary design units and secondary design units. The primary design units are the Entity and the Package. The secondary design units are the Architecture and the Package Body. Secondary design units are always related to a primary design unit. Libraries are collections of primary and secondary design units. A typical design usually contains one or more libraries of design units.

## Basic Elements of VHDL

A digital system is basically described by its inputs and its outputs, as well as how these outputs are obtained from the inputs.

The VHDL code of any circuit is divided into two separate parts: On the one hand, the entity specifies the input and output ports of the circuit. On the other hand, the architecture describes the behavior of that circuit. An architecture must be associated with an entity. It is also possible to associate several architectures to the same entity, so the programmer can select one of the available ones

The IEEE library and the following three packets (whose meaning is explained below) appear by default in any source VHDL code created

```
library IEEE;  
use IEEE.std_logic_1164.all;  
use ieee.std_logic_arith.all;  
use ieee.std_logic_unsigned.all;
```


## Entity

An entity is an abstraction of a circuit, either from a complex electronic system or a single logic gate. An entity externally describes the I/O interface of the circuit.

The ports of an entity can be inputs (in), outputs (out), input-outputs (in out) or buffer. The input ports can only be read, and they cannot be modified inside the architecture. On the other hand, the output ports can only be written, but not read. In case an output port needs to be read (for instance, to make a decision about its value)

or an input port needs to be written, they must be instantiated as an inout or a buffer port. However, in this course we will try to avoid these situations, so the utilization of in out and buffer ports are beyond the learning outcomes of this course.

The interface described by an entity may also include a set of generic values that are used to declare properties and constants of the circuits, independently of its architecture. Generics can have multiple uses: On the one hand, they can be used to define delays in signals and clock cycles (these definitions will not be taken into account at the synthesis level, as explained later throughout this manual). On the other hand, generics can also be used as constants that will be used inside the architecture. These constants help to make the code more understandable, portable and maintainable. For instance, the length of a register (in number of bits) can be defined by means of a generic parameter. This means that another VHDL code can instantiate this register several times, even if this code instantiates registers with different number of bits. Generic parameters are not necessary. Hence, a circuit that does not need them, it simply does not instantiate any generic statement in the entity declaration. The example below shows a description of the entity of a circuit. This circuit has two N-bit inputs (A and B) and a single output (Y). Thus, in this case the entity description includes a generic statement defining a parameter named N whose value is set to 8. This parameter is also used in the declaration of the circuit inputs.



```
entity F is
2   generic (N: natural := 8);
   port (A, B: in bit_vector (N-1 downto 0); Y: out bit);
4 end F;
```

## Architecture

The pair entity-architecture are used in VHDL to completely describe the operation of a circuit. An architecture defines how the circuit operates, by including a set of inner signals, functions, procedures, functions... and its description can be either structural or behavioral. The code below shows an example of an architecture. The association between this architecture and the entity it refers to is made in the first

line (architecture arch\_name of entity\_name is). Next, the code must include the signals, customized types, and components (whose I/O is known) that will be used inside the architecture.

```
architecture arch_name of entity_name is
  -- architecture declarations:
  -- types
  -- signals
  -- components
begin
  -- concurrent statements
  -- conditional statements
  -- components

  process (sensitivity list) begin
    -- code
  end process;
end arch_name;
```

The begin and the end reserved words mark the boundaries of the VHDL code that will actually describe the operation of the circuit. As shown in the example, this code may include: concurrent and conditional statements, components and processes.

## GENERIC

GENERIC declarations allow the specification of generic parameters (that is, generic constants, which can be easily modified or adapted to different applications). Their purpose is to parameterize a design, conferring the code more flexibility and reusability.

As seen in the syntax for ENTITY, GENERIC is the only declaration allowed before the PORT clause, which causes such constants to be truly global because they can be used even in the PORT specifications. A simplified syntax for GENERIC declarations is shown below.

```
GENERIC (constant_name: constant_type := constant_value;
constant_name: constant_type := constant_value;
... );
```

Example The GENERIC declaration in the entity below specifies two parameters, called m and n. The first is of type INTEGER and has value 8, while the second is of type BIT\_VECTOR and has value "0101". Therefore, whenever m and n are encountered in the code (including in the ENTITY itself ), the values 8 and "0101" are automatically assigned to them.

```
ENTITY my_entity IS
  GENERIC (m: INTEGER := 8;
           n: BIT_VECTOR(3 DOWNT0 0) := "0101");
  PORT (...);
END my_entity;
```

GENERIC MAP: If a COMPONENT containing a GENERIC declaration (like the one above) is instantiated in another design, the values of the generic constants that appear in the component being instantiated can be overwritten by the main design. This is done with a GENERIC MAP declaration. In VHDL, besides the traditional generic constants, generic types and generic subprograms are also supported. A generic constant can be used in the specification of other generic constants in the same generic list. The where generics can be declared were also expanded; besides ENTITY and BLOCK places headers, it can also be done in PACKAGE.



## VHDL objects

- **Variable:** Objects that take a single value that can change during the simulation/execution by means of an assignment statement. Variables are usually used as indexes, mainly in loops, or to take values that allow to model other components. Variables DO NOT represent physical connections or memory elements. They can be declared before the **begin** of an **architecture**, and/or before the **begin** of a **process**. A variable declaration MAY or MAY NOT assign a value to it.

```
1 variable identifier: type [:= value];
```

The assignment of a value to a variable is done by means of the operator `:=`

```
1 name_variable := value;  
i := 10;
```

- **Signal:** Objects that represent memory elements or connections between subcircuits. Contrarily to constants and variables, signals can be synthesized. In other words, a signal in a VHDL source code can be physically translated into a memory element (flip-flop, register...) in the final circuit. They must be declared before the **begin** of the **architecture**. The ports of an **entity** are implicitly declared as signals upon declaration, since they represent physical connections in the circuit.

```
signal identifier: type;
```

The assignment of a value to a signal is done by means of the operator `<=`

```
1 name_signal <= value;  
A <= 10;
```

# VHDL types

In the previous definitions, as well as in the definition of the entity ports, it is necessary to define the type of the object. VHDL allows to use predefined types, as well as other user-defined ones.

## Predefined types

The most commonly used predefined types are the following ones:

- **bit:** It only admits the values 0 and 1. In order to make an assignment between the object and its value, the latter must be written between single quotes ('0' or '1').
- **bit\_vector (range):** The range, always written between brackets, indicates the number of bits of the bit\_vector, which is an array of 0's and 1's. For an n-bit bit\_vector, its range must be written in the format N-1 downto 0. The bit located to the far left is the most significant one (Most Significant Bit, or MSB), whereas the bit located to the far right is the least significant one (Least Significant Bit or LSB). In order to make an assignment between the object and its value, the latter must be written between quotation marks (i.e., "0011").
- **Boolean:** It only can take the values true or false.
- **Character:** It can take any ASCII value.
- **String:** Any chain consisting of ASCII characters.
- **Integer range:** Any integer number within the range, which in this case is not written between brackets. For instance, 0 to MAX. The range is optional.
- **Natural range:** Any natural number within the range. The range is optional.
- **Positive range:** Any positive number within the range. The range is optional.
- **Real range:** Any real number within the range. The range is optional.
- **std\_logic:** Type predefined in the IEEE 1164 standard. This type represents a multivalued logic comprising 9 different possible values. The most commonly used ones are: '0', '1', 'Z' (for high impedance), 'X' (for

uninitialized) and 'U' (for undefined), among others. In order to make an assignment between the object and its value, the latter must be written between single quotes ('0', '1', 'X', ...).

- **std\_logic\_vector (range):** It represents a vector of elements of type std\_logic. Its assignment and denition rules are the same ones as the std\_logic ones.

## User-defined types

An enumerated type is a data type that comprises a number of user-defined values. Enumerated types are used mainly for the definition of finite state machines.

```
1 type name is (value1, value2, ...);
```

Assuming that A has been defined as an enumerated type, the assignment will be as follows: A <= valuei; where valuei must be one of the enumerated values in the type definition. Enumerated types are sorted according to their values. Typically, synthesis tools automatically code the enumerated values in such a way that they can be further synthesized. For that purpose, they usually select an ascending sequence or a coding that minimizes the circuit or that maximizes its operating frequency. It may also be possible to directly type the coding by means of ad-hoc directives. A composed type is a data type comprised by elements of other data types. Composed types can be either arrays or records.

- An array is a data object that comprises a set of elements of the same type.

```
1 type name is array (range) of type;
```

The assignment of a value on a position of the array is done by means of integer numbers.

Once defined the composed and/or enumerated data type, any signal in the design can be declared of belonging to this new type and this will be done by using the operator defined for signals <=.

## Examples

This subsection presents some examples showing how to define and to assign values to signals and variables.

```
2  — Two dashes are used to introduce comments in the VHDL code
3  — Examples of definitions and assignments
4
5  constant DATA_WIDTH: integer := 8;
6  signal CTRL: bit_vector(7 downto 0);
7  variable SIG1, SIG2: integer range 0 to 15;
8
9  type color is (red, yellow, blue);
10 signal BMP: color;
11 BMP <= red;
12
13 type word is array (0 to 15) of std_logic_vector (7 downto 0);
14 signal w: word;
15 — w(integer/natural) <= vector of bits;
16 w(0) <= "00111110";
17 w(1) <= "00011010";
18 ...
19 w(15) <= "11111110";
20
21 type matrix is array (0 to 15)(7 downto 0) of std_logic;
22 signal m: matrix;
23 m(2)(5) <= '1';
24
25 type set is record
26   word: std_logic_vector (0 to 15);
27   value: integer range -256 to 256;
28 end record;
29 signal data: set;
30 data.value <= 176;
```

# Operators

Operators can be used to build a wide variety of expressions that allow to calculate data and/or to assign them to signals or variables.

- +, -, \*, /, mod, rem: Arithmetic operations.
- +, -: Sign change.
- &: Concatenation.
- and, or, nand, nor, xor: Logical operations.
- :=: Value assignment to constants and variables.
- <=: Value assignment to signals

```
2 — Assignment examples
4 y <= (x and z) or d(0);
   y(1) <= x and not z;
6 y <= x1 & x2; — y = "x1x2"
   c := 27 + r;
```

## Basic Structure of a Source File in VHDL

As previously pointed out, the VHDL code modeling a digital circuit is composed of two parts: an entity and one or several architectures. The latter contains the statements describing the behavior of the circuit.

```
architecture circuit of name is
2   -- signals
begin
4   -- concurrent statements (assignment statements to signals)
   process (sensitivity list) begin
6       -- conditional statements (assignment statements to
       variables)
       end process;
8 end architecture circuit;
```

Inside the architecture, we can find:

- Types and intermediate signals needed to describe its behavior.
- Assignment statements to signals, as well as other concurrent statements.
- Processes, which may contain conditional and/or assignment statements to variables

## Concurrent statements

Concurrent statements are a kind of assignment statements to signals whose operation depends on a set of conditions. Two kinds of concurrent statements exist:

### WHEN-ELSE

```
2   signal_to_modify <= value_1 when condition_1 else
   value_2 when condition_2 else
4       ...
   value_n when condition_n else
   default_value;
```

This statement modifies the value of a given signal depending on a set of conditions, being the assigned values and the conditions independent among each other. The order in which the conditions are sorted determines their preference with respect to the others. In other words, in the previous definition, if condition\_i is true, then value\_i will be assigned to signal\_to\_modify, even if any other condition\_j is also true (j>i).

```

1  -----
2  Example WHEN-ELSE
3  -----
4  C <= "00" when A=B else
5      "01" when A < B else
6      "10";
7  -----
8  C <= "00" when A=B else
9      "01" when D = "00" else
10     "10";
11 -----

```

## WITH-SELECT-WHEN

```

1  with signal_condition select
2  signal_to_modify <= value_1 when value_1_signal_condition,
3                      value_2 when value_2_signal_condition,
4                      ...
5                      value_n when value_n_signal_condition,
6                      default_value when others;

```

This statement is less general than when-else one. It modifies the value of a signal, depending on the values that signal\_condition may have.

```

2  -----
3  Example WITH-SELECT-WHEN
4  -----
5  with input select
6  output <= "00" when "0001",
7           "01" when "0010",
8           "10" when "0100",
9           "11" when others;

```

From the point of view of the hardware, these two statements give as a result pure combinatorial hardware; in other words, logic gates, multiplexers, decoders...

## Conditional statements

These statements are assignment statements to variables that may or may not be based on a condition. As previously pointed out, they **MUST** be placed inside a process. The following conditional statements exist in VHDL:

### IF-THEN-ELSE

```
1  process (sensitivity list)
   begin
3  if condition_1 then
   -- assignments
5  elsif condition_2 then
   -- assignments
7  else
   -- assignments
9  end if;
   end process;
```

```
2  -- Example IF-THEN-ELSE
4  process (control , A, B)
   begin
6  if control = "00" then
   output <= A + B;
8  elsif control = "11" then
   output <= A - B;
10 else
   output <= A;
12 end if;
   end process;
14
```

It is possible to chain as many if-then-else statements as desired, as in software description languages, such as Pascal, C, Java...



## CASE-WHEN

```
process (sensitivity list)
2 begin
  case signal_condition is
4   when value_condition_1 => -- assignments
      ...
6   when value_condition_n => -- assignments
      when others => -- assignments
8 end case;
end process;
```

In this case, assignments may also be if-then-else statements. The when others clause must appear in the statement, but it is not necessary to write any assignment associated to it.

```
1  -----
   -- Example CASE-WHEN
3  -----
   process (control , A, B)
5  begin
      case control is
7      when "00" => result <= A+B;
       when "11" => result <= A-B;
9      when others => result <= A;
       end case;
11 end process;
   -----
```

As in other software programming languages, several types of loops are possible:

## FOR-LOOP

```
2 process (sensitivity list)
   begin
   4   for var_loop in range loop
      — assignments
   end loop;
   6 end process;
```

The range can be defined as 0 to N or as N downto 0.

```
2 —————
   — Example FOR-LOOP
   —————
   4 process (A)
      begin
   6   for i in 0 to 7 loop
      B(i+1) <= A(i);
   8   end loop;
      end process;
```

```
10 —————
```

## WHILE-LOOP

```
2  process (sensitivity list)
   begin
   4      while condition loop
         — assignments
       end loop;
   6  end process;
```

```
2  —————
   — Example WHILE-LOOP
   —————
   4  process (A)

       variable i: natural := 0;
   6  begin
       while i < 7 loop
   8      B(i+1) <= A(i);
         i := i+1;
   10 end loop;
       end process;
   12 —————
```

## PROCESS

PROCESS is a sequential section of VHDL code, located in the statements part of an architecture. Inside it, only sequential statements (IF, WAIT, LOOP, CASE) are allowed. A simplified syntax is shown below.

```
[label:] PROCESS [(sensitivity_list)] [IS]
  [declarative_part]
BEGIN
  sequential_statements_part
END PROCESS [label];
```

As shown in the syntax, the label, whose purpose is to improve readability in long codes, is optional. The sensitivity list is mandatory (but is forbidden when WAIT is used), and causes the process to be run every time a signal in the list changes (or the condition associated with WAIT is fulfilled).

The declarative part of PROCESS can contain the following: subprogram declaration, subprogram body, type declaration, subtype declaration, constant declaration, variable declaration, file declaration, alias declaration, attribute declaration, attribute specification, use clause, group template declaration, and group declaration. Signal declaration is not allowed, while variable is by far the most common declaration.

In the statements part of PROCESS, only sequential statements are allowed (besides operators, because these can go in any kind of code). Example the (partial) process below is executed whenever clk or rst changes. It contains three variable declarations (a; b; c), the first two specified as INTEGER, the last one as BIT\_VECTOR. Only for c a default value (optional) was entered.

```
PROCESS (clk, rst)
  VARIABLE a, b: INTEGER RANGE 0 TO 255;
  VARIABLE c: BIT_VECTOR(7 DOWNT0 0) := "00001111";
BEGIN
  ...
END PROCESS;
```

In VHDL, the following is allowed in the declarative part of PROCESS besides the items already listed above: subprogram instantiation declaration, package declaration, package body, and package instantiation declaration. Additionally, the

keyword ALL was introduced for the sensitivity list (to reduce errors when implementing combinational circuits with sequential code).

## Structural Description

This description is used to create an architecture that instantiates other entities that have already been defined elsewhere. This makes possible to build hierarchical descriptions of circuits, which improves their reusability and scalability. In order to do this, such an architecture must declare the entities that will be instantiated as components, and add as many instances of these components as needed in the body of the architecture, as the following code illustrates. Structural descriptions are very useful in bottom-up hierarchical designs.

```
1 architecture circuit of name is
2   component subcircuit
3     port (...);
4   end component;
5
6   -- signals
7   ...
8 begin
9   -- "chip_i" is the name of the instance declared in this code
10  -- "subcircuit" is the name of the component that is used
11  chip_i: subcircuit port map (...);
12
13  -- This can be combined with behavioral descriptions
14 end circuit;
```

The architecture may add as many instances of the same component as needed. The only restriction that VHDL imposes is that each one of the component instances must be given a different name in the body of the architecture.




Fig 3: Example of a structural description of an entity

The code below is an example of a structural description of the circuit depicted in Figure 3. Note that, in order to make the interconnections needed between the output of a component and the input of another one, intermediate signals are needed.

```

1  ——— Example structural description
3
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7  use ieee.std_logic_arith.all;
8  use ieee.std_logic_unsigned.all;
9
10 entity F is
11     port (A, B: in std_logic; Y: out std_logic);
12 end F;
13
14 architecture structural of F is
15
16     component G
17         port (Ag, Bg: in std_logic; Yg: out std_logic);
18     end component;
19     component H
20         port (Ah, Bh: in std_logic; Yh: out std_logic);
21     end component;
22     component I
23         port (Ai, Bi: in std_logic; Yi: out std_logic);
24     end component;
25     signal YA, YB, Yout: std_logic;
26
27 begin
28     mod_G: G port map (A, B, YA);
29     mod_H: H port map (A, B, YB);
30     mod_I: I port map (YA, YB, Yi);
31     Y <= Yout;
32 end structural;

```

In this example, note that the Y intermediate signals are needed, whereas no intermediate signal is needed in order to connect the inputs of the entity F (A and B) and the inputs of components mod\_G and mod\_H.

Structural descriptions of circuits can also be made by means of generate statements. These statements are used to automatically create an array of instances of the same component and/or other concurrent statements. The syntax of the generate statement is as follows:

```
for index in range generate
2  — range can be 0 to N or N downto 0; N being a constant
   — concurrent statements
4  — component instances
end generate;
```

The two following examples show how generate instances are instantiated and used in a VHDL code:

```
1  —————
   — Example GENERATE 1
3  —————
   signal a, b: std_logic_vector(0 to 7)
5  ...
   gen1: for i in 0 to 7 generate
7       a(i) <= not b(i);
   end generate gen1;
9  —————
```

```

1  -----
2  -- Example GENERATE 2
3  -----
4
5  component subcircuit
6    port( x: in std_logic; y: out std_logic);
7  end component comp
8
9  ...
10 signal a, b: std_logic_vector(0 to 7);
11 ...
12 gen2: for i in 0 to 7 generate
13   u: subcircuit port map(a(i), b(i));
14 end generate gen2;
15 -----

```

Component instantiations in generate statements can also include conditions, as long as they are referred to the index of the for in the generate statement. The following code shows an example of this:

```

1  -----
2  -- Example GENERATE 3
3  -----
4
5  signal a, b: std_logic_vector(0 to 7)
6  ...
7  loop_1: for i in 0 to 7 generate
8    condition: if i > 0 generate
9      a(i) <= b(i-1);
10   end generate condition;
11 end generate loop_1;
12 -----

```

This example assigns the values of the vector b to the vector a, by left-shifting them 1 position. However, it does not assign any value to a (0), since in that case, the



condition in the generate statement is not met. However, the following code (which is NOT correct), the generated hardware depends on the value of b(i), which is not known at design time. Since the actual value of the b vector depends on the execution of the circuit at any point of time, it is not possible to generate any hardware with this generate statement.

```
1  -----  
2  -- Example GENERATE 4  
3  -----  
4  signal a, b: std_logic_vector(0 to 7)  
5  ...  
6  loop_1: for i in 0 to 7 generate  
7      condition: if b(i) = '0' generate  
8          a(i) <= b(i-1);  
9      end generate condition;  
10 end generate bucle;  
11 -----
```

## **Example 1, Simple Gate—Concurrent Assignment**

### **a) Creating a VHDL file that *describes* an And Gate.**

As a refresher, a simple And Gate has two inputs and one output. The output is equal to 1 only when both of the inputs are equal to 1.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

-----

ENTITY and_gate IS
    PORT (a, b: IN BIT;
          x: OUT BIT);
END ENTITY;

-----

ARCHITECTURE circuit OF and_gate IS
BEGIN
    x <= a AND b;
END ARCHITECTURE;

-----
```

### **b) A simple description for a 3-input OR gate**

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
ENTITY or3 IS
    PORT (a, b, c : IN std_logic;
          d : OUT std_logic);
END or3;

ARCHITECTURE synth OF or3 IS
BEGIN
    d <= a OR b OR c;
END synth;
```

### c) A simple description for a 3-input NAND gate

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;

5  -- Entity
6  Entity my_nand3 is
7      port ( A, B, C : in std_logic;
8             F : out std_logic);
9  End my_nand3;

10 -- Architecture
11 Architecture exa_nand3 of my_nand3 is
12 Begin
13     F <= NOT (A AND B AND C);
14 End exa_nand3;

15 -- Another architecture

16 Architecture exb_nand3 of my_nand3 is
17 Begin
18     F <= A NAND B NAND C;

19 End exb_nand3;
```

=====


## **Examples 2: Multiplexer**

### **a) Implemented with Operators**

Implement the 4 x 1 (four inputs of one bit each) multiplexer using only logical operators.

***Solution*** This multiplexer's logical equation (Pedroni 2008) is  $y = sel_1' \cdot sel_0' \cdot x_0 + sel_1' \cdot sel_0 \cdot x_1 + sel_1 \cdot sel_0' \cdot x_2 + sel_1 \cdot sel_0 \cdot x_3$ , which employs only AND, OR, and NOT operators. Its implementation is in lines 13–16 of the code below.

```
1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY mux IS
6      PORT (x0, x1, x2, x3: IN STD_LOGIC;
7            sel: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
8            y: OUT STD_LOGIC);
9  END mux;
10 -----
11 ARCHITECTURE operators_only OF mux IS
12 BEGIN
13     y <= (NOT sel(1) AND NOT sel(0) AND x0) OR
14          (NOT sel(1) AND sel(0) AND x1) OR
15          (sel(1) AND NOT sel(0) AND x2) OR
16          (sel(1) AND sel(0) AND x3);
17 END operators_only;
18 -----
19 -----
```



## **b) Implemented with WHEN and SELECT**

Implement the same multiplexer of example 2, but now with N-bit inputs instead of single bit, as shown in figure 4 . Specify N using GENERIC. A VHDL code (with two architectures) for this circuit is presented below, under the title mux (line 5). N is entered as a generic parameter (line 6), which is used in lines 7 and 9 to establish the size of the input-output buses. Only STD\_LOGIC\_VECTOR ports (industry standard) are employed in the code. In the first architecture (called with\_WHEN), the WHEN statement is employed, while in the second architecture (called with\_SELECT), the SELECT statement is used instead. Note that in both cases all possible input values are covered.




Figure 4, 4 \_ N multiplexer of example and respective simulation results.

```

1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY mux IS
6      GENERIC (N: INTEGER := 8);
7      PORT (x0, x1, x2, x3: IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
8            sel: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
9            y: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));

```

```

10 END ENTITY;
11 -----
12 ARCHITECTURE with_WHEN OP mux IS
13 BEGIN
14     y <= x0 WHEN sel="00" ELSE
15         x1 WHEN sel="01" ELSE
16         x2 WHEN sel="10" ELSE
17         x3;
18 END ARCHITECTURE;
19 -----
20
21 ARCHITECTURE with_SELECT OP mux IS
22 BEGIN
23     WITH sel SELECT
24         y <= x0 WHEN "00",
25             x1 WHEN "01",
26             x2 WHEN "10",
27             x3 WHEN OTHERS;
28 END ARCHITECTURE;
29 -----

```

Simulation results (for  $N = 8$ ), confirming the correct circuit operation, are included in figure 4. Recall that the apparent glitches in the waveform for  $y$  are expected because multiple signals are considered at once, whose actual values neither change instantaneously nor change all exactly at the same time.

=====

### **Example 3: Compare-Add Circuit**

On the left of figure 5, a two-block circuit is shown. The inputs are two unsigned 3-bit values ( $a$  and  $b$ , ranging from 0 to 7), while the outputs are  $comp$  (single bit) and  $sum$  (to avoid overflow, 4 bits are needed, hence ranging from 0 to 15). The upper

part must compare a to b, producing a '1' when  $a > b$  or '0' otherwise. The lower part must add a and b, producing sum.

A VHDL code for this circuit is shown below. Note that dashed lines (lines 1, 4, 10, 16) were used to better organize the code (separating it into the three fundamental sections mentioned earlier). A library declaration appears in lines 2–3. The entity, named comp\_add, is in lines 5–9. Finally, the architecture, called circuit, appears in lines 11–15.

```
1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY comp_add IS
6      PORT (a, b: IN INTEGER RANGE 0 TO 7;
7            comp: OUT STD_LOGIC;
8            sum: OUT INTEGER RANGE 0 TO 15);
9  END ENTITY;
10 -----
11 ARCHITECTURE circuit OF comp_add IS
12 BEGIN
13     comp <= '1' WHEN a>b ELSE '0';
14     sum <= a + b;
15 END ARCHITECTURE;
16 -----
```

Note that the entity contains all I/O ports. The inputs are a and b (mode IN, line 6), both of type INTEGER and ranging from 0 to 7 (3-bit unsigned values). The outputs are comp (line 7) and sum (line 8), the former of type STD\_LOGIC (single bit), the latter of type INTEGER, ranging from 0 to 15 (4-bit unsigned value).

The architecture contains only two statements, with the first (line 13) making the comparison (by means of the WHEN statement), while the second (line 14) computes the sum (by means of the "+" operator). In this example, there are no declarations in the architecture's declarative part.

Simulation results are included in figure 6. Note that any input signal is preceded by an arrow with an "I" written inside, while each output shows an arrow with an "O" inside. A fixed value (5) was assigned to a, while b varies over the whole 3-bit range (0 to 7). The results are comp = '1' when  $a > b$  and sum =  $a + b$  (without overflow). Observe that it is a timing simulation because internal propagation delays were taken into consideration.

Note the glitch that occurs on comp when b changes from 3 to 4. It is because in this transition all bits of b change ("011"  $\rightarrow$  "100"), so since the bits do not all change at exactly the same time, and moreover the actual transitions are not instantaneous (it is rather like a ramp instead of a vertical step), for a brief moment  $b \geq a$  might occur, so this type of glitch is absolutely normal.




Figure 5, Circuit of example 3 and respective simulation results.

## **Example 4: D-type Flip-Flop (DFF)**

Figure 6 shows a DFF (Pedroni 2008), which is one of the most fundamental storage circuits (there are thousands of them in FPGAs). Its inputs are d (data), clk (clock), and rst (reset), while q (stored data) is its output. In this case, the DFF is triggered at the positive (upward) clock transition, but the opposite is also possible. The output copies the input ( $q \leftarrow d$ ) at the moment when clk changes from '0' to '1', remaining so until a new upward clock edge happens. Reset is asynchronous (that is, it does not depend on clk), so the output is immediately zeroed if  $rst = '1'$  occurs.



There are several ways of implementing a DFF, one being the solution presented below. One must remember, however, that VHDL code is inherently concurrent (contrary to regular computer programs, which are sequential), so to implement any clocked circuit (flip-flops, for example) we have to “force” VHDL to be sequential, which can be done with a PROCESS, as shown below.

```

1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY flip_flop IS
6      PORT (d, clk, rst: IN STD_LOGIC;
7            q: OUT STD_LOGIC);
8  END ENTITY;
9  -----
10 ARCHITECTURE flip_flop OF flip_flop IS
11 BEGIN
12     PROCESS (clk, rst)
13     BEGIN
14         IF (rst='1') THEN
15             q <= '0';
16         ELSIF (clk'EVENT AND clk='1') THEN
17             q <= d;
18         END IF;
19     END PROCESS;
20 END ARCHITECTURE;
21 -----

```

Comments about the code above follow.

Lines 2–3: First part (library declarations) of the code. Recall that this type of declaration consists of a library name followed by a library use clause. Because the data type STD\_LOGIC is employed in this design, the package std\_logic\_1164 must be included. The other two indispensable libraries (std and work) are made visible by default. Lines 5–8: Second part (ENTITY) of the code, in this example named

flip-flop. Lines 10–20: Third part (ARCHITECTURE) of the code, here with the same name as the entity. Line 6: Input ports, all of type STD\_LOGIC.

Line 7: Output port, also of type STD\_LOGIC. Lines 12–19: Code part of the architecture (starts after the word BEGIN). In this case, the code contains just a PROCESS, needed because we want to implement a sequential (clocked) circuit (code inside a process is executed sequentially). Line 12: Note that two signals (clk, rst) are included in the process's sensitivity list (the process is run whenever any of these signals change). Lines 14–15: If rst goes to '1', the flip-flop is reset, regardless of clk. Lines 16–17: If rst is not active, plus clk has changed (an EVENT occurred on clk), and such an event was a rising edge (clk = '1'), then the input signal (d) is stored into the flipflop (q <= d). Lines 15 and 17: The operator "<=" is used to assign a value to a SIGNAL (all ports are signals by default). In contrast, ":=" would be used for a VARIABLE. Lines 1, 4, 9, and 21: Employed to better organize the code. Simulation results from this code are included in figure 6 (note that it is again a timing simulation). The reader is invited to check them to confirm the DFF functionality. Arrows were included in the clock waveform to highlight the (only) points where the circuit is “transparent” (that is, when the output copies the input). Observe also that rst is indeed asynchronous.




Figure 6, Circuit of example 4 and respective simulation results.

## Example 5: Registered Comp-Add Circuit

Figure 7 shows a circuit that combines those seen in the previous two examples; that is, DFFs are added at the outputs of the comp\_add circuit in order to “register” (store) comp and sum (then called reg\_comp and reg\_sum).




Figure 7, Circuit of example 5 and respective simulation results.

A VHDL code for this circuit is presented below. The original signals (comp, sum) are computed in the initial part of the architecture (lines 16–17). A process (lines 18–24) then follows, needed for flip-flop inference (sequential circuit). Note that a total of five DFFs are needed. Observe also that because comp and sum are now internal signals, they were specified in the declarative part of the architecture (lines 13–14).

```

1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY registered_comp_add IS
6      PORT (clk: IN STD_LOGIC;
7            a, b: IN INTEGER RANGE 0 TO 7;
8            reg_comp: OUT STD_LOGIC;
9            reg_sum: OUT INTEGER RANGE 0 TO 15);
10 END ENTITY;
11 -----
12 ARCHITECTURE circuit OF registered_comp_add IS
13     SIGNAL comp: STD_LOGIC;
14     SIGNAL sum: INTEGER RANGE 0 TO 15;
15 BEGIN
16     comp <= '1' WHEN a>b ELSE '0';
17     sum <= a + b;
18     PROCESS (clk)
19     BEGIN
20         IF (clk'EVENT AND clk='1') THEN
21             reg_comp <= comp;
22             reg_sum <= sum;
23         END IF;
24     END PROCESS;
25 END ARCHITECTURE;
26 -----

```

Simulation results are included in figure 7. Observe that now, contrary to example 3, the outputs are only updated when positive clock edges occur.

=====

## **Example 6: Generic Address Decoder**

A top-level diagram for a generic N-bit address decoder is depicted in figure 8. The circuit has two inputs, called address (N bits) and ena (enable, one bit), and one output, called word\_line ( $2^N$  bits). As shown in the truth table (for  $N = 2$ ), the output

has only one bit dissimilar from all the others, located in the position determined by the input value. Note that when `ena = '0'` all output bits must be high. Below is a VHDL code for this circuit. Library declarations are not needed because only data types from the package standard (visible by default) are employed in this example. The ENTITY is in lines 2–7, containing GENERIC and PORT declarations. N is entered as a generic parameter (line 3), so the code can be easily adapted to any address decoder size. The input and output signals (PORT declarations, lines 4–6) are from figure 8. The ARCHITECTURE is in lines 9–16. It is totally generic because no changes are required when the size (N) of the circuit is modified (the only change needed is in line 3). The GENERATE statement is used to create a loop, which causes all output bits to be '1' when `ena = '0'`, or produces just one bit equal to '0' (whose position coincides with the value represented by address) when `ena = '1'`.

```

1  -----
2  ENTITY address_decoder IS
3      GENERIC (N: NATURAL := 3);
4      PORT (address: IN NATURAL RANGE 0 TO 2**N-1;
5            ena: BIT;
6            word_line: OUT BIT_VECTOR(2**N-1 DOWNT0 0));
7  END address_decoder;
8  -----

9  ARCHITECTURE address_decoder OF address_decoder IS
10 BEGIN
11     gen: FOR i IN address'RANGE GENERATE
12         word_line(i) <= '1' WHEN ena='0' ELSE
13             '0' WHEN i=address ELSE
14             '1';
15     END GENERATE;
16 END address_decoder;
17 -----

```

Simulation results, for  $N = 3$ , are displayed in figure 9. As can be seen, all outputs are high when `ena = '0'`. After `ena` is asserted, one output bit is turned low, in the position defined by address.




Figure 8, Address decoder of example 6.




Figure 9, Simulation results from the address decoder of example 6.

=====

## **Example 7: Tri-state Buffer**

As already mentioned, a fundamental synthesizable value is 'Z' (high impedance), which is needed to create tri-state buffers, like that depicted in figure 10 (see its truth table). A corresponding VHDL code is shown below, with 'Z' employed in the WHEN statement of line 12. While the enable port is asserted (ena = '1'), the input is copied to the output. However, if ena = '0', the buffer is physically disconnected from the output node (high-impedance state). Note that the package std\_logic\_1164

(lines 2–3) is needed because it is in that package that 'Z' is defined (BIT would not do because it can only be '0' or '1').




Figure 10, Tri-state bu er of example 7.

```

1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY tri_state IS
6  PORT (input, ena: IN STD_LOGIC;
7         output: OUT STD_LOGIC);
8  END ENTITY;
9  -----
10 ARCHITECTURE tri_state OF tri_state IS
11 BEGIN
12     output <= input WHEN ena='1' ELSE 'Z';
13 END ARCHITECTURE;
14 -----
=====

```

## **Example 8: Basic Counter**

Figure 11 shows, on the left, a diagram for a regular binary 0-to-9 counter. A VHDL code for this counter is presented below, with input clk (line 3) and output count (line 4). A PROCESS (lines 9–19), with the IF statement playing the central role, is used to construct the circuit. In it, a VARIABLE, called temp (line 10), is employed, whose value is eventually passed to the actual output, count (line 18). Because a

variable is updated immediately, the comparison in line 14 must be against 10 instead of 9 (state 10 actually never occurs because the variable never reaches line 18 with that value), so the actual range of the counter is from 0 to 9. Simulation results are included in figure 12.

```
1  -----
2  ENTITY counter IS
3      PORT (clk: IN BIT;
4            count: OUT INTEGER RANGE 0 TO 9);
5  END ENTITY;
6  -----
7  ARCHITECTURE counter OF counter IS
8  BEGIN
9      PROCESS(clk)
10         VARIABLE temp: INTEGER RANGE 0 TO 10;
11     BEGIN
12         IF (clk'EVENT AND clk='1') THEN
13             temp := temp + 1;
14             IF (temp=10) THEN
15                 temp := 0;
16             END IF;
17         END IF;
18         count <= temp;
19     END PROCESS;
20 END ARCHITECTURE;
21 -----
```






Figure 11, Counter (with simulation results) of example 8.

## **Example 9: Shift Register**

Figure 12 shows a shift register, which consists of a string of serially connected DFFs. The input is  $d_{in}$  and the output is either  $q_0$  to  $q_3$  or just  $d_{out}$ , depending on the application. For example, the former can be used to convert data from serial to parallel form, while the latter can be used to implement a delay line. The number of stages should be generic.

A VHDL code for this circuit is presented below. The number of stages ( $N$ ) is generic (line 6). The data input and output ports are  $d_{in}$  (line 7) and  $d_{out}$  (line 8), respectively. A process is used to implement the circuit (lines 13–22), with  $clk$  and  $rst$  in the sensitivity list (line 13). Note that the shift register is obtained by simply shifting the whole vector  $q$  one position to the right at every positive clock transition, with the rightmost value discarded and the leftmost position taken by  $d_{in}$ . Simulation results (for  $N = 4$ ) are included in figure 12. As can be seen, the whole data vector does move one position to the right at every rising edge of the clock.

```

1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY shift_register IS
6      GENERIC (N: INTEGER := 4); --number of stages
7      PORT (din, clk, rst: IN STD_LOGIC;
8            dout: OUT STD_LOGIC);
9  END ENTITY;
10 -----
11 ARCHITECTURE shift_register OF shift_register IS
12 BEGIN
13     PROCESS (clk, rst)
14         VARIABLE q: STD_LOGIC_VECTOR(0 TO N-1);
15     BEGIN
16         IF (rst='1') THEN
17             q := (OTHERS => '0');
18         ELSIF (clk'EVENT AND clk='1') THEN
19             q := din & q(0 TO N-2);
20         END IF;
21         dout <= q(N-1);
22     END PROCESS;
23 END ARCHITECTURE;
24 -----

```




Figure 12, Shift register (with simulation results) of example 9.

## **Example 10: ALU**

An ALU (Arithmetic Logic Unit) is shown in figure 13(a), having a, b, cin (carry in), and opcode (operation code) as inputs, and y as output. The desired functionality is expressed in the truth table of figure 13(b), where each function is selected by a different value of opcode. Note that the upper eight instructions are logical, while the lower eight are arithmetic. Design this circuit using the concurrent statement SELECT, satisfying the following conditions:

- 1) The arithmetic operations must be signed.
- 2) The number of bits for inputs a and b must be generic.
- 3) All ports must be of type STD\_LOGIC(\_VECTOR) (industry standard).
- 4) Simulation results must also be included in the solution.

Solution Figure 13(c) shows a possible ALU implementation (among several other options). The circuit contains two main sections, called logic and arithmetic units, each controlled by the same three LSBs of opcode. The MSB of opcode is employed to control a multiplexer, letting the logic result out when low or the arithmetic result out if high. A VHDL code for this circuit is presented below, under the title alu (line 6). The number of bits in a and b is a generic parameter (line 7), and all ports (lines 8–11) are of type STD\_LOGIC (\_VECTOR). Because the arithmetic operations were asked to be signed, the package numeric\_std (line 4) was included in the library/package declarations. The code proper is divided according to figure 13(c)—that is, a logic unit (lines 22–30), an arithmetic unit (lines 32–43), and a multiplexer (lines 45–47).




Figure 13, ALU of example 10. (a) ALU symbol; (b) truth table; (c) a possible implementation.

Example 10, also uses the concurrent statement `SELECT`.

The implementation of the logic unit is straightforward. However, because the arithmetic unit must be signed, that is, the inputs are explicitly converted from `STD_LOGIC_VECTOR` to `SIGNED` (by type casting, in lines 32–33), they are then processed, and finally the result is converted back to `STD_LOGIC_VECTOR` (at the mux input, line 47, again by type casting). Note also that because *cin* is `STD_LOGIC`, not `SIGNED`, `NATURAL`, or `INTEGER`, it could not participate directly in the sum of line 43 (observe in the package `numeric_std`, that the overloaded operator "+" does not contain the `SIGNED + STD_LOGIC` option), so a small integer (lines 19 and 34) was created to allow the sum.

```

1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  USE ieee.numeric_std.all;
5  -----
6  ENTITY alu IS
7      GENERIC (N: INTEGER := 8); --word bits
8      PORT (a, b: IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
9            cin: IN STD_LOGIC;
10             opcode: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
11             y: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0));
12 END ENTITY;
13 -----
14 ARCHITECTURE alu OF alu IS
15     SIGNAL a_sig, b_sig: SIGNED(N-1 DOWNTO 0);
16     SIGNAL y_sig: SIGNED(N-1 DOWNTO 0);
17     SIGNAL y_unsig: STD_LOGIC_VECTOR(N-1 DOWNTO 0);
18     SIGNAL small_int: INTEGER RANGE 0 TO 1;
19 BEGIN
20     -----Logic unit:-----
21     WITH opcode(2 DOWNTO 0) SELECT
22         y_unsig <= NOT a WHEN "000",
23                 NOT b WHEN "001",
24                 a AND b WHEN "010",
25                 a OR b WHEN "011",
26                 a NAND b WHEN "100",
27                 a NOR b WHEN "101",
28                 a XOR b WHEN "110",
29                 a XNOR b WHEN OTHERS;
30     -----Arithmetic unit:-----
31     a_sig <= SIGNED(a);
32     b_sig <= SIGNED(b);
33     small_int <= 1 WHEN cin='1' ELSE 0;

```

```

35     WITH opcode(2 DOWNT0 0) SELECT
36         y_sig <= a_sig WHEN "000",
37             b_sig WHEN "001",
38             a_sig + 1 WHEN "010",
39             b_sig + 1 WHEN "011",
40             a_sig - 1 WHEN "100",
41             b_sig - 1 WHEN "101",
42             a_sig + b_sig WHEN "110",
43             a_sig + b_sig + small_int WHEN OTHERS;
44     -----Mux:-----
45     WITH opcode(3) SELECT
46         y <= y_unsig WHEN '0',
47             STD_LOGIC_VECTOR(y_sig) WHEN OTHERS;
48 END ARCHITECTURE;
49 -----

```

Simulation results are depicted in figure 14. The upper graph is for logic instructions, while the lower graph exhibits results from arithmetic operations. The reader is invited to examine both to check the correct circuit operation.




Figure 14, Simulation results from the ALU of example 10 (logic instruction in the upper graph, arithmetic instructions in the lower graph).

## VHDL Design of Memory Circuits

Figure 15 shows the most basic ROM (read-only memory) and RAM (random access memory) configurations. The ROM has as input the signal address ( $M$  bits) and as output the signal data\_out ( $N$  bits), with the latter exhibiting the contents in the specified memory address. Contrary to a ROM, the contents of a RAM can be modified freely, so the RAM has two additional inputs, called data\_in (data to be stored in the memory) and we (write enable); the latter, when asserted, causes data\_in to be stored in the specified address. This RAM arrangement is called read-on-write, because during the writing process the output reads the value that is being stored in the memory. Both circuits in figure 15, have depth =  $2^M$  (number of words) and width =  $N$  (number of bits in each word). Several variations of the architectures above exist. For example, in high-performance systems, memories are normally synchronous to allow the system clock to control their operation. This means that the memory inputs and/or outputs are registered (that is, the address and/or the data buses are stored by flip-flops).




Figure 15, Basic asynchronous ROM and RAM configurations.

## Memory Initialization Files

Another important topic to be examined before we start discussing memory implementations is memory initialization files.

- MIF (memory initialization file), from Altera.
- COE (derived from CGF—core generator file), from Xilinx.
- HEX (Intel hexadecimal file), with general support.

Another standard file format is RIF (RAM initialization file), used in other vendors' EDA software.

<pre> %-----% WIDTH=8; DEPTH=16; ADDRESS_RADIX=UNS; DATA_RADIX=UNS; CONTENT BEGIN 0 : 0; 1 : 0; 2 : 255; 3 : 26; 4 : 5; 5 : 80; 6 : 176; [7..14] :0; 15 : 17; END; %-----% </pre>	<pre> %-----% WIDTH=8; DEPTH=16; ADDRESS_RADIX=UNS; DATA_RADIX=BIN; CONTENT BEGIN 0 : 00000000; 1 : 00000000; 2 : 11111111; 3 : 00011010; 4 : 00000101; 5 : 01010000; 6 : 10110000; [7..14] : 00000000; 15: 00010001; END; %-----% </pre>	<pre> %-----% WIDTH=8; DEPTH=16; ADDRESS_RADIX=UNS; DATA_RADIX=HEX; CONTENT BEGIN 0 : 00; 1 : 00; 2 : FF; 3 : 1A; 4 : 05; 5 : 50; 6 : B0; [7..14] :00; 15 : 11; END; %-----% </pre>	<pre> %-----% WIDTH=8; DEPTH=16; ADDRESS_RADIX=HEX; DATA_RADIX=HEX; CONTENT BEGIN [0..F] :00; 2 : FF; 3 : 1A; 4 : 05; 5 : 50; 6 : B0; F : 11; END; %-----% </pre>
---	---	---	---

Figure 16, four equivalent representations for a MIF file.

## **MIF File**

MIF is a file format that can be used to initialize ROM, RAM, and CAM contents in Altera devices. Four equivalent examples are presented in figure 13.3. The file starts with a declaration regarding the width (number of bits) of the stored words, followed by the memory depth (number of words). The address radix can be binary (BIN), octal (OCT), hexadecimal (HEX), or unsigned decimal (UNS), while the memory radix can also be signed decimal (DEC). The default for both is HEX. "%" is used for comments. Note that in the last case of figure 16, the entire memory was initialized to 00h, then some of the values were overwritten.



## ROM Design

Figure 17 shows, synchronous ROM architectures, with registers (D-type flip-flops (DFFs)) installed at the input and also, optionally, at the output.




Figure 17, synchronous, single port, registered input, optionally registered output with the following options:

- Single clock:  $\text{clk1} = \text{clk2}$
- Dual clock:  $\text{clk1} \neq \text{clk2}$

Straight VHDL code is used. There is no concern regarding particular encoding styles to help the compiler understand that memory is wanted, as there are no synthesis attributes or special functions to force the compiler to adopt, for example, on-chip SRAM memory blocks (if available). This means that the compiler might use them or not (in general, regular logic cells will be used) and memory will be created independently from the existence or not of such blocks. An example is shown below whose contents are those of figure 16, entered using CONSTANT (lines 14–21). Note that a process (lines 24–29) was used to register the address, without the output register. Simulation results are depicted in figure 18 (compare the memory contents against those in figure 16).

```

1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY rom IS
6      PORT (clk: IN STD_LOGIC;
7            address: IN INTEGER RANGE 0 TO 15;
8            data_out: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
9  END rom;
10 -----
11 ARCHITECTURE rom OF rom IS
12     SIGNAL reg_address: INTEGER RANGE 0 TO 15;
13     TYPE memory IS ARRAY (0 TO 15) OF STD_LOGIC_VECTOR(7 DOWNTO 0);
14     CONSTANT myrom: memory := (
15         2 => "11111111", --255
16         3 => "00011010", --26
17         4 => "00000101", --5
18         5 => "01010000", --80
19         6 => "10110000", --176
20         15=> "00010001", --17
21         OTHERS => "00000000");
22 BEGIN
23     --Register the address:-----
24     PROCESS (clk)
25     BEGIN
26         IF (clk'EVENT AND clk='1') THEN
27             reg_address <= address;
28         END IF;
29     END PROCESS;
30     --Get unregistered output:-----
31     data_out <= myrom(reg_address);
32 END rom;
33 -----

```




Figure 18, Simulation results from the ROM implemented with regular VHDL code

## RAM Design

To better understand the construction of RAMs, a RAM model based on DFF blocks is presented in figure 19. The memory-write address (`wr_address`) is processed by the address decoder, which produces only one output high, corresponding to the present address value. If write-enable (`we`) is high, then the corresponding DFF block is enabled to store `data_in` at the next positive clock transition. The output is controlled by a multiplexer, which allows only the DFF block selected by the memory-read address (`rd_address`) to be connected to `data_out`.




Figure 19, Flip-flop-based RAM model.

## **RAM Implemented with Regular VHDL Code**

Straight VHDL code is used here, with no concerns regarding particular encoding styles or synthesis attributes to help the compiler understand that memory is wanted. This means that the compiler might use on-chip SRAM blocks (if available) or might not (in general, regular logic cells are used).

An example is shown below. Because regular code is used, a regular circuit (equivalent to that in figure 19) is expected, hence with  $8 \times 16 = 128$  flip-flops. After compiling this code, the reader is invited to check that fact in the compilation reports. Recall also that a RAM does not need to be initialized, but if one wants to do so, the same procedure seen for ROMs implemented with an initialization file can be used, which employs the `ram_init_file` attribute (this attribute is used in the code below to load a file called `ram_contents.mif`, containing again the data of figure 16).

```
1  -----
2  ENTITY ram IS
3      PORT (clk: IN STD_LOGIC;
4            we: IN STD_LOGIC;
5            address: IN INTEGER RANGE 0 TO 15;
6            data_in: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
7            data_out: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
8  END ram;
9  -----
10 ARCHITECTURE ram OF ram IS
11     TYPE memory IS ARRAY (0 to 15) OF STD_LOGIC_VECTOR(7 DOWNTO 0);
12     SIGNAL myram: memory;
13     ATTRIBUTE ram_init_file: STRING;
14     ATTRIBUTE ram_init_file OF myram: SIGNAL IS "ram_contents.mif";
15 BEGIN
16     PROCESS (clk)
17     BEGIN
18         IF (clk'EVENT AND clk='1') THEN
19             IF (we='1') THEN
20                 myram(address) <= data_in;
21             END IF;
22         END IF;
23     END PROCESS;
24     data_out <= myram(address);
25 END ram;
26 -----
```

# CPU Design

The example is a small, 16-bit microprocessor. A block diagram is shown in Figure 20. The processor contains a number of basic pieces. There is a register array of eight 16-bit registers, an ALU (Arithmetic Logic Unit), a shifter, a program counter, an instruction register, a comparator, an address register, and a control unit. All of these units communicate through a common, 16-bit tristate data bus.




Fig 20, CPU Block Diagram.

## CPU controller Design

```
library ieee;
use ieee.std_logic_1164.all;
use work.cpu_defs.all;
entity controller is
    port(clock, reset: in std_logic;
          op: in opcode;
          z_flag: in std_ulogic;  -- status signal
          ACC_bus, load_ACC, PC_bus, load_PC,
          load_IR, load_MAR, MDR_bus, load_MDR,
          ALU_ACC, ALU_add, ALU_sub, INC_PC,
          Addr_bus, CS, R_NW: out std_ulogic);
end entity controller;
```

```

architecture rtl of controller is
    type state is (s0, s1, s2, s3, s4, s5, s6, s7, s8, s9);
    signal present_state, next_state: state;
begin
    seq: process(clock, reset) is
    begin
        if reset = '1' then
            present_state <= s0;
        elsif rising_edge(clock) then
            present_state <= next_state;
        end if;
    end process seq;

    comm: process(present_state, op, z_flag) is
    begin
        -- reset all the control signals to a default
        ACC_bus <= '0';
        load_ACC <= '0';
        PC_bus <= '0';
        load_PC <= '0';
        load_IR <= '0';
        load_MAR <= '0';
        MDR_bus <= '0';
        load_MDR <= '0';
        ALU_ACC <= '0';
        ALU_add <= '0';
        ALU_sub <= '0';
        INC_PC <= '0';
        Addr_bus <= '0';
        CS <= '0';
        R_NW <= '0';
        ...
    end process com;

    comm: process(present_state, op, z_flag) is
    begin
        ...
        case present_state is
            when s0 => -- current inst address to be loaded in
                       -- MAR, PC incremented, etc.
                PC_bus <= '1';
                load_MAR <= '1';
                INC_PC <= '1';
                load_PC <= '1';
                next_state <= s1;
                ...
            end case;
        end process com;

```

```

comm: process(present_state, op, z_flag) is
begin
    ...
    case present_state is
    ...
        when s1 =>      -- memory is read, MDR contains the inst.
            CS <= '1';
            R_NW <= '1';
            next_state <= s2;
        when s2 =>      -- inst. transferred from MDR to IR
            MDR_bus <= '1';
            load_IR <= '1';
            next_state <= s3;
        when s3 =>      -- direct address to be loaded in MAR
            Addr_bus <= '1';
            load_MAR <= '1';
            if op = store then
                next_state <= s4;
            else
                next_state <= s6;
            end if;
        when s4 =>      -- store (memory to be written)
            ACC_bus <= '1';
            load_MDR <= '1';
            next_state <= s5;
        when s5 =>      -- select memory to write it with MDR
            CS <= '1';
            next_state <= s0;

        when s6 =>
            CS <= '1'; R_NW <= '1'; -- read the memory just in case
            if op = load then next_state <= s7;
            else
                if op = bne then
                    if z_flag = '1' then next_state <= s9; -- taken
                    else next_state <= s0; -- not taken
                    end if;
                else next_state <= s8; -- not a branch
                end if;
            end if;
    end if;
end if;

```

```

when s7 =>          -- load instruction
    MDR_bus <= '1'; -- ACC gets content of MDR
    load_ACC <= '1';
    next_state <= s0;
when s8 =>          -- ALU operation
    MDR_bus <= '1'; -- one operand from MDR
    ALU_ACC <= '1'; -- the other from ACC
    if op = add then
        ALU_add <= '1';
    elsif op = sub then
        ALU_sub <= '1';
    end if;
    next_state <= s0;

    when s9 =>      -- completing the branch instruction
        MDR_bus <= '1';
        load_PC <= '1';
        next_state <= s0;
    end case;
end process com;
end architecture rtl;

```