

Flip Flop Lecture


* SR latch:

It's a device used to control signals
& relies on two only states



* SR Can be implemented using NOR Gates
or NAND Gates

① NOR Gates: SR latch



$$Q' = (S + R) \quad Q' = (S + R)' = S + R$$

R	S	Q	Q'
0	0	0	1
0	1	1	0
1	0	0	1
1	1	1	0


S	R	Q	Q'
0	0	0	1

★ الحالة الذاكرة Memory state

لغنى لو حريته صامو دىطوع ال Result

S	R	Q	Q'
0	0	0	1

ولو حريته صامو دىطوع ال Result
لغنى ال Result




R	S	Q
0	0	0 (Hold)
0	1	1 → Set state
1	0	0 → Reset state
1	1	Disallowed

0 (ن) ال Q و Q' حريته صامو دىطوع ال لغنى 0

* NAND Gates

SR Latch ★



R	S	R'	S'	$Q = (S \cdot R)'$	$Q' = S \cdot R$
0	0	1	1	0	1
0	1	1	0	0	1
1	0	0	1	1	0
1	1	0	0	1	1



R'	S'	Q	
0	0	0	Hold
0	1	1	Set state
1	0	0	Reset state
1	1	1	Disallowed

Note

When $Q = 1$ set state.
 $Q = 0$ reset state.

D-Latch

- It's electronic Device that used to store one Bit of information




Note اللتخزين في حاديات التخزين Enable
 لأنه لو $E=1$ معناه انه افيد حاديات التخزين سيتم للقيمة D
 اذا كانت $E=0$ معناه انها مقيسة بغير الان معقولة
 حاديات التخزين سيتم زحلا .

X \rightarrow mean Don't Care Value.

E	D	Q	Q'
0	X	Memory State - (E=0 only, ignore)	
1	1	1	0 \rightarrow (Q=1 \rightarrow Set)
1	0	0	1 \rightarrow (Q=0 \rightarrow Reset)

* Timing Diagram:

In D-latch Data Note: is started while Clock is High.




Clock High: Input (Data) passed to output (Q)

Clock Low: latch Holds its output (Q).

★ D-Flip Flop

* D-Flip Flop Construct From Two D-latches:



★ Master D-latch


1) Reads Value of D when CLK is High (=1)

2) Disabled when CLK is low (=0)

★ Slave D-latch


1) Disabled when CLK is High (=1)

2) Takes Value from Master D-latch on Negative clock (=0)



D	CLK	Q
0	↑ 1	0
1	↑ 1	1

Timing Diagram



* J-K Flip-Flop

① Construct from D. Flipflop

②




Reset state Set state

③ When $J=K=1 \rightarrow$ Invert Q

J	K	Q	Q'
0	0	Q ₀	Q ₀ '
0	1	0	1
1	0	1	0
1	1	Q ₀ '	Q ₀

* J-K Flip Flop



J	K	CLK	Q	Q'
0	0		Q_0	Q'_0
0	1		0	1
1	0		1	0
1	1		Q'_0	Q_0

جول الحالة
جول التحويل
D Flip Flop

* D Flip Flop

D	CLK	Q	Q'
0	$\uparrow = 1$	0	1
1	$\uparrow = 1$	1	0

Reset \uparrow ~~Reset~~

J	K	CLK	Q
0	0	\uparrow	Q (No Change)
1	0	\uparrow	Q (No Change)
0	1	\uparrow	Q (Toggle)
1	1	\uparrow	Q (Toggle)

لا يتغير
المتغير

تتبدل
المتغير

* Timing Diagram

