



* T-Flip Flop:

* Created from JK or D-Flip Flop


① T-Flip Flop from JK-Flip Flop



② T-Flip Flop from D-Flip Flop




T-Flip Flop




* T-Flip Flop:

* Created from JK or D-Flip Flop


① T-Flip Flop from JK Flip Flop




② T-Flip Flop from D-Flip Flop



T-Flip Flop



$$Q(t+1) = D$$



Next State

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$


$$Q(t+1) = JQ(t) + K'Q(t)$$

$$J=1 \quad (1 \times 1) + (1 \times 0) = 1$$

$K=0$

[3]


$$Q(t+1) = TQ'(t) + T'Q(t)$$



Note:-

$T=1$	$Q \rightarrow Q'$
$T=0$	$Q \rightarrow Q$

Questions:




5.1 The D latch is constructed with four NAND gates & an inverter (not)

- Consider the following three other ways for obtaining a D latch & in each case draw the logic diagram & verify the circuit operation.


D latch

SR latch




a) Use NOR gates for the SR latch part &


AND gates for the other two. An inverter (not) may be needed.



[D] use NOR Gates For all four Gates, Inverter & not may be needed.




[C] use four NAND Gates only (without any inverter)
 This can be done by connecting the output of upper Gate
 (The Gate that goes to SR latch) to the
 input to the lower Gates (instead of the
 inverter output).



$$\begin{aligned}
 S &= ((DC)' \cdot C)' \\
 &= [(D'+C') \cdot C]' \\
 &= D + C' = (D'C)' \\
 &= D + C' = (D'C)'
 \end{aligned}$$

5.2 Construct JK Flip-Flop, using a D Flip-Flop, a Two-to-one Multiplexer & inverter (not).



5.3 Show that the characteristic Equation for the Complement output of JK Flip-Flop

is

$$Q'(t+1) = J'Q' + JQ$$

$$\text{or } Q(t+1) = JQ' + KQ$$

$$Q'(t+1) = [JQ' + K'Q']'$$

$$= [(J' + Q)(K + Q'')]$$

$$= J'Q' + KQ$$

5.4 A PN Flip-flop has four [4] operations.

- Clear to 0
- No change
- Complement
- Set to 1

When input P & N are 00, 01, 10 & 11 respectively

(a) Tabulate The Characteristic Table.

P	N	$Q(t+1)$
0	0	0
0	1	$Q(t)$
1	0	$Q'(t)$
1	1	1

(b) Drive Characteristic Equation.

P	N	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Equation -

$$Q(t+1) = PQ' + NQ$$

(C) Tabulate the excitation table

$Q(t)$	$Q(t+1)$	P	N
0	0	0	x
0	1	1	x
1	0	x	0
1	1	x	1

(D) Show how the PN flip-flop can be converted to D -flip flop



[5.5] Explain the differences among a Truth table, state table, a characteristic Table, & an excitation table.

Also: Explain the difference among a Boolean Equation, a state Equation, a characteristic Equation & Flip flop input Equation.

(1) Truth Table.

↳ Describe Combinational Circuit

(2) State Table.

↳ Describe Sequential Circuit

(3) Characteristic Table.

↳ Describe the operation of a flip flop

(4) Excitation Table.

↳ Gives the values of flip flop inputs for a given state transition.

• The four equations correspond to the algebraic expression of the four tables.


(5.6) A sequential circuit with two D-flip-flops A and B, two inputs x & y & one output z is specified by the following next state & output equation.

$$A(t+1) = x'y + xB$$


$$B(t+1) = x'A + xB$$

$$z = A$$

(a) Draw The logic Diagram of The circuit.




b List the state table for the sequential circuit



$Q(t)$		$X'Y + XB$		$Q(t+1)$		$X'A + XB$	
present state		Inputs		next state		output $z=A$	
A	B	X	Y	A	B	Z	
0	0	0	0	0	0	0	
0	0	0	1	1	0	0	
0	0	1	0	0	0	0	
0	0	1	1	0	0	0	
0	1	0	0	0	0	0	
0	1	0	1	1	0	0	
0	1	1	0	1	1	0	
0	1	1	1	1	1	0	
1	0	0	0	0	0	1	
1	0	0	1	0	0	1	
1	0	1	0	0	0	1	
1	0	1	1	0	0	1	
1	1	0	0	0	1	1	
1	1	0	1	1	1	1	
1	1	1	0	1	1	1	
1	1	1	1	1	1	1	

5.8 Drive the state table & the state diagram of the sequential circuit shown in Fig. Explain the function that the circuit performs.




* State Table

$(Q(t))$ present state		$(Q(t+1))$ Next state		Flip flop inputs	
A	B	A	B	T_A	T_B
0	0	0	0	0	0
0	1	1	0	1	0
1	0	0	0	1	0
1	1	0	0	1	1

$$T_A = A + B$$

$$T_B = A' + B$$



5.9) A sequential circuit has two JK flip-flops A & B & one input X .

The circuit is described by the following flip-flop input equations:

$$J_A = X \quad K_A = B'$$

$$J_B = X \quad K_B = A$$

$$\begin{aligned} \text{So } A(t+1) &= J_A A' + K_A' A \\ &= X A' + (B')' A = \boxed{X A' + B A} \end{aligned}$$

$$\begin{aligned} \text{So } B(t+1) &= J_B B' + K_B' B \\ &= \boxed{X B' + A B} \end{aligned}$$

(a) Derive the state equations $A(t+1)$ & $B(t+1)$ by substituting the input equations for the J & K variables

$$A(t+1) = XA' + BA$$

$$B(t+1) = XB' + AB$$

(b) Draw the state diagram of the circuit.

5.10 A sequential circuit has two JK flip-flops A & B, two inputs x & y & one output z .

The flip-flop input equations & circuit output equation are.

$$J_A = Bx + B'y \quad K_A = B'xy$$

$$J_B = A'x \quad K_B = A + xy$$

$$z = Ax'y + Bx'y'$$

Q1 Draw logic diagram of the circuit.

