

1. Código

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity Practica0 is port (
    a,b,ref : in std_logic_vector(2 downto 0);
    sel : in std_logic;
    display: out std_logic_vector(6 downto 0)
);
end Practica0;

architecture aPractica0 of Practica0 is
    signal aux, codigo : std_logic_vector(2 downto 0);
begin
    --mux
    aux <= a when sel = '0' else b;

    --comparador
    process (aux, ref)
    begin
        if (aux < ref) then
            codigo <= "100";
        elsif (aux > ref) then
            codigo <= "001";
        else
            codigo <= "010";
        end if;
    end process;

    --decodificador
    process (codigo)
    begin
        if (codigo = "001" ) then
            display <= "1111000";
        elsif (codigo = "100") then
            display <= "1001110";
        elsif (codigo = "010") then
            display <= "1001000";
        end if;
    end process;
end aPractica0;
```

```

else
    display <= "-----";
end if;
end process;

end aPractica0;

```

2. Simulación

Name	Value	Sti...	0 20 40 60 80 100
+ a	4	<...	4
+ b	1	<...	1
+ ref	2	<...	2
sel	1	<= 1	
+ display	4E		4C 4E

Figura 1: Display muestra menor.

Name	Value	Sti...	0 20 40 60 80 100
+ a	4	<...	4
+ b	1	<...	1
+ ref	2	<...	2
sel	0	<...	
+ display	78		68 78

Figura 2: Display muestra mayor.

Name	Value	Sti...	0 20 40 60 80 100
+ a	4	<...	4
sel	2	<...	2
+ ref	2	<...	2
sel	1	<= 1	
+ display	48		48

Figura 3: Display muestra igual.