1. Código

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic arith.all;
entity Practica 0 is port (
        a,b,ref : in std_logic_vector(2 downto 0);
        sel: in std logic;
        display: out std logic vector (6 downto 0)
);
end Practica0;
architecture aPractica0 of Practica0 is
signal aux, codigo : std_logic_vector (2 downto 0);
begin
        --mux
        aux \le a when sel = '0' else b;
        ---comparador
        process (aux, ref)
        begin
                 if (aux < ref) then
                          codigo <= "100";
                 elsif (aux > ref) then
                          codigo <= "001";
             else
                          codigo <= "010";
                 end if;
        end process;
        -decodificador
        process (codigo)
        begin
                 if (codigo = "001") then
                          \texttt{display} <= \text{`"}1111000\text{"};
                 elsif (codigo = "100") then
                          display <= "1001110";
                 elsif (codigo = "010") then
                          display \le "1001000";
```

2. Simulación



Figura 1: Display muestra menor.




Figura 2: Display muestra mayor.



Figura 3: Display muestra igual.