
### Universal Verification Methodology

Pankaj Badhe

## **UVM**




## **UVM Testbench and Environments**

- composed of reusable UVM-compliant universal verification components (UVCs).
- □ UVC is an encapsulated, ready-to-use and configurable verification environment intended for an interface protocol, a design sub-module, or even for software verification.
- □ Each UVC follows a consistent architecture and contains a complete set of elements for sending stimulus, as well as checking and collecting coverage information for a specific protocol or design.

# **Agents**


- □ Sequencers, drivers, monitors, and collectors can be reused independently, but this requires the environment integrator to learn the names, roles, configuration, and hookup of each of these entities.
- ☐ To reduce the amount of work and knowledge required by the test writer, UVM recommends that environment developers create a more abstract container called an agent.
- Agents can emulate and verify DUT devices. They encapsulate a driver, sequencer, monitor, and collector (when applicable).
- UVCs can contain more than one agent. Some agents are proactive (for example, master or transmit agents) and initiate transactions to the DUT, while other agents (slave or receive agents) react to transaction requests. Agents should be configurable so that they can be either active or passive.
- Active agents emulate devices and drive transactions according to test directives. Passive agents only monitor DUT activity.



Pankaj Badhe


#### **Environments**

- ☐ The environment (env) is the top-level component of the UVC. It contains one or more agents, as well as other components such as a bus monitor.
- The env contains configuration properties that enable you to customize the topology and behavior to make it reusable. For example, active agents can be changed into passive agents when the verification environment is reused for system verification.
- ☐ The environment class (uvm\_env) is designed to provide a flexible, reusable, and extendable verification component.
- ☐ The main function of the environment class is to model behavior by generating constrained-random traffic, monitoring DUT responses, checking the validity of the protocol activity, and collecting coverage.



## **UVM Testbench Basi**

- UVM employs a layered, object-oriented approach to testbench development that allows "separation of concerns" among the various team members.
- □ Each component in a UVM testbench has a specific purpose and a well-defined interface to the rest of the testbench to enhance productivity and facilitate reuse.
- □ When these components are assembled into a testbench, the result is a modular reusable verification environment that allows the test writer to think at the transaction level, focusing on the functionality that must be verified, while the testbench architect focuses on how the test interacts with the <a href="Design Under Test">Design Under Test (DUT)</a>.



The Design Under Test (DUT) is connected to a layer of transactors (drivers, monitors, responders). These transactors communicate with the DUT at the pin level by driving and sampling DUT signals, and with the rest of the UVM testbench by passing transaction objects. They convert data between pins and transactions, i.e. from/to signal to/from transaction level. The testbench layer above the transactor layer consists of components that interact exclusively at the transaction level, such as scoreboards, coverage collectors, stimulus generators, etc. All structural elements in a UVM testbench are extended from the uvm component base class.

- ☐ The lowest level of a UVM testbench is interfacespecific.
- □ For each interface, the UVM provides a uvm\_agent that includes the driver, monitor, stimulus generator (sequencer) and (optionally) a coverage collector.
- □ The Agent thus embodies all of the protocol-specific communication with the DUT.
- □ The Agent(s) and other design-specific components are encapsulated in a uvm\_env Environment component which is in turn instantiated and customize by a top-level uvm\_test component.

- □ The uvm\_sequence\_item sometimes referred to as a transaction is a uvm\_object that contains the data fields necessary to implement the protocol and communicate with the DUT.
- □ The uvm\_driver is responsible for converting the sequence\_item(s) into "pin wiggles" on the signal-level interface to send and receive data to/from the DUT.
- ☐ The sequence\_items are provided by one or more uvm\_sequence objects that define stimulus at the transaction level and execute on the agent's uvm\_sequencer component.
- ☐ The sequencer is responsible for executing the sequences, arbitrating between them and routing sequence items between the driver and the sequence.


The uvm monitor is responsible for passively observing the pinlevel behavior on the DUT interface, converting it into sequence items and providing those sequence items to analysis components in the agent or elsewhere in the testbench such as coverage collectors or scoreboards. UVM Agents also have a *configuration object* that allows the test writer to control aspects of the agent as the testbench is assembled and executed. UVM Agent isolates the testbench and the UVM Sequence from details of the interface implementation.\ A sequence that provides data packets, for example, can be reused with different UVM Agents that may implement AHB, PCI or other protocols. A UVM testbench will typically have one agent per DUT interface.

Pankaj Badhe

For a given design, the UVM Agents and other components are encapsulated in a uvm env environment component, which is typically design-specific. Like an agent, an environment typically has a configuration object associated with it that allows the test to control aspects of the environment as well as to control the agents instantiated in the environment Because environments are themselves UVM components, they can be assembled into a higher-level environment. As block-level designs are assembled into subsystems and systems, the block-level UVM environment associated with the block may be reused as a component in the subsystem-level environment, which can itself be reused in the system-level testbench.

- Once the environment has been defined, the uvm\_test will instantiate, configure and build the environment, including customizing key aspects of the overall testbench, including ..\*choosing variations of components to be used in the environment ..\*choosing UVM Sequences to be run either in the background or as the main portion of the test ..\*defining configuration objects for the environment, sub-environment(s) (if any) and agent(s) in the testbench.
- The UVM test is started from an initial block in the toplevel HVL module by calling run\_test().

#### Simplified UVM Inheritance Diagram



Pankaj Badhe

- □ A UVM testbench is composed of component objects extended from the uvm\_component base class.
- □ When a uvm\_component derived class object is created, it becomes part of the testbench hierarchy which persists for the duration of the simulation.
- □ This contrasts with the sequence branch of the UVM class hierarchy which involves transient objects objects that are created, used and destroyed (i.e. garbage collected) once dereferenced

- ☐ in the code fragment below, an apb\_agent component is created within the spi\_env.
- Assuming the spi\_env is instantiated in the top-level test component with the name "m\_env," the hierarchical path name of the agent is the concatenation of the spi\_env component's name, "uvm\_test\_top.m\_env", the "dot" (".") operator, and the name passed as the first argument to the "create()" method, resulting in a hierarchical name for the agent of "uvm\_test\_top.m\_env.m\_apb\_agent".
- Any references to the agent would need to use this string name.

```
11
// Hierarchical name example
11
class spi env extends uvm env;
// ...
apb agent m apb agent;
// Declaration of the apb agent handle
// ...
function void build phase (uvm phase phase);
    // Create the apb agent:
    11
    // Name string argument is the same as the handle name
    // The parent argument is 'this' - i.e. the spi env
    // The spi env has a hierarchical path string "uvm test top.m env"
    // is concatenated with the name string to arrive at
    // "uvm test top.m env.m apb agent" as the
    // hierarchical reference string for the apb agent
    m apb agent = apb agent::type id::create("m apb agent", this);
   // ...
   endfunction: build phase
   // ...
   endclass: spi env
```

	In order to provide flexibility in configuration and to allow the UVM testbench hierarchy to be built in an intelligent way, uvm_components are registered with the UVM factory.	
	When a UVM component is created during the build phase, the factory is used to construct the component object.	<u>}</u>
	The UVM factory enables a component to be swapped for another of a compatible, derived type using a factory override.	
]	This is a useful technique for altering the functionality of a testbench without changing the testbench source code directly, which would require recompilation	
	and hinder reuse.	
	There are a number of coding conventions required for the factory to work and these are outlined in the article on the UVM	1
	Factory.  Pankaj Badhe	19

Class	Description
uvm_driver	Encapsulates sub-components for sequence communication with the uvm_sequencer
uvm_sequencer	Encapsulates sub-components for sequence communication with the uvm_driver
uvm_subscriber	Encapsulates a uvm_analysis_export and associated virtual write method to implement analysis transaction processing
uvm_env	Basis for aggregating verification components around a DUT, or other envs in case of vertical (sub-)system integration
uvm_test	Basis for a concrete top level test
uvm_monitor	Basis for a concrete monitor transactor
uvm_scoreboard	Basis for a concrete scoreboard
uvm_agent	Basis for concrete agent including a sequencer-driver pair and a monitor

# **UVM** factory

- ☐ The purpose of the UVM factory is to enable an object of one type to be substituted with an object of a derived type without changing the testbench structure or even the testbench code.
- ☐ The mechanism used is referred to as an override, by either instance or type.
- ☐ This functionality is very handy for changing sequence behavior or replacing one version of a component by another.
- Any two components to be swapped must be polymorphically compatible.
- This includes the requirement that all the same TLM interface handles and TLM objects must be created by the replacement component.

## Registration

```
// For a component
class my component extends uvm component;
// Component factory registration macro
'uvm component utils (my component)
// For a parameterized component
class my param component #(int ADD WIDTH=20, int DATA WIDTH=23) extends uvm component;
typedef my_param_component #(ADD_WIDTH, DATA_WIDTH) this_t;
// Parameterized component factory registration macro
`uvm component param utils(this t)
```

```
// For a class derived from an object (i.e. uvm object, uvm transaction,
// uvm sequence item, uvm sequence etc.)
    class my_item extends uvm_sequence_item;
    `uvm_object_utils(my_item)
    // For a parameterized object class
    class my_item #(int ADD_WIDTH=20, int DATA_WIDHT=20) extends uvm_sequence_item;
    typedef my_item #(ADD_WIDTH, DATA_WIDTH) this_t
    `uvm_object_param_utils(this_t)
```

#### **Constructor Defaults**


```
// For a component:
class my_component extends uvm_component;
function new(string name = "my_component", uvm_component parent = null);
super.new(name, parent);
endfunction
// For an object:
class my_item extends uvm_sequence_item;
function new(string name = "my item");
super.new(name);
endfunction
```

# **Component and Object Creation**

```
class env extends uvm env;
my_component m my component;
my param component #(.ADDR WIDTH(32), .DATA WIDTH(32)) m my p component;
// Constructor & registration macro left out
// Component and parameterized component create examples
function void build phase ( uvm phase phase );
m_my_component = my_component::type_id::create("m_my_component", this);
 m my p component = my param component #(32, 32)::type id::create
 ("m my p component", this);
endfunction: build
task run phase ( uvm phase phase );
 my seq test seq;
```

# Standard UVM Phases

- 1. Build phases where the testbench is configured and constructed
- 2. Run-time phases where time is consumed in running the testcase on the testbench
- 3. Clean up phases where the results of the testcase are collected and reported



# Starting UVM Phase Execution

- ☐ To start a UVM testbench, the run\_test() method has to be called from the static part of the testbench. It is usually called from within an initial block in the top level module of the testbench.
- ☐ Calling run\_test() constructs the UVM environment root component and then initiates the UVM phasing.
- □ The run\_test() method can be passed a string argument to define the default type name of an uvm\_component derived class which is used as the root node of the testbench hierarchy.
- However, the run\_test() method checks for a command line plusarg called UVM\_TESTNAME and uses that plusarg string to lookup a factory registered uvm\_component, overriding any default type name.

vsim tb\_top +UVM\_TESTNAME=my\_test

#### ■ Build Phases

- The build phases are executed at the start of the UVM testbench simulation and their overall purpose is to construct, configure and connect the testbench component hierarchy.
- ☐ All the build phase methods are functions and therefore execute in zero simulation time.


#### □ build

- Once the UVM testbench root node component is constructed, the build phase starts to execute.
- It constructs the testbench component hierarchy from the top downwards.
- □ The construction of each component is deferred so that each layer in the component hierarchy can be configured by the level above.
- □ During the build phase uvm\_components are indirectly constructed using the UVM factory.

#### connect

- □ The connect phase is used to make TLM connections between components or to assign handles to testbench resources.
- □ It has to occur after the build method has put the testbench component hierarchy in place and works from the bottom of the hierarchy upwards.

- end\_of\_elaboration
- □ The end\_of\_elaboration phase is used to make any final adjustments to the structure, configuration or connectivity of the testbench before simulation starts.
- □ Its implementation can assume that the testbench component hierarchy and inter-connectivity is in place.
- ☐ This phase executes bottom up.



start_of_simulation
The start_of_simulation phase is a function which occurs before the time consuming part of the testbench begins.
It is intended to be used for displaying banners; testbench topology; or configuration information.
It is called in bottom up order.
run
The run phase occurs after the start_of_simulation phase and is used for the stimulus generation and checking activities of the testbench.
The run phase is implemented as a task, and all uvm_component run_phase() tasks are executed in parallel.
Transactors such as drivers and monitors will nearly always use
this phase.  Pankaj Badhe  33

- □ Parallel Run-Time Phases
- NOTE: The following run-time phases execute inorder, in parallel with the run phase phase.
- These phases should only be called from the test and the env to start sequences.
- Drivers, monitors and other components should not implement these phases.

pre_reset
The pre_reset phase starts at the same time as the run phase. Its purpose is to take care of any activity that should occur before reset, such as waiting for a power-good signal to go active.
reset
The reset phase is reserved for DUT or interface specific reset behavior. For example, this phase would be used to generate a reset and to put an interface into its default state.
post_reset
The post_reset phase is intended for any activity required immediately following reset. This might include training or rate negotiation behaviour.

pre\_configure The pre configure phase is intended for anything that is required to prepare for the DUT's configuration process after reset is completed, such as waiting for components (e.g. drivers) required for configuration to complete training and/or rate negotiation. It may also be used as a last chance to modify the information described by the test/environment to be uploaded to the DUT. configure The configure phase is used to program the DUT and any memories in the testbench so that it is ready for the start of the test case. It can also be used to set signals to a state ready for the test case start. post configure The post\_configure phase is used to wait for the effects of configuration to

propagate through the DUT, or for it to reach a state where it is ready to

36

start the main test stimulus. Pankaj Badhe

main
This is where the stimulus specified by the test case is generated and applied to the DUT. It completes when either all stimulus is exhausted or a timeout occurs. Most data throughput will be handled by sequences started in this phase.
shutdown
The shutdown phase is used to ensure that the effects of the stimulus generated during the main phase have propagated through the DUT and that any resultant data has drained away.
It might also be used to execute time consuming sequences that read status registers.

## Clean Up Phases

extract The extract phase is used to retrieve and process information from П scoreboards and functional coverage monitors. This may include the calculation of statistical information used by the report phase. This phase is usually used by analysis components. check The check phase is used to check that the DUT behaved correctly and to identify any errors that may have occurred during the execution of the testbench. This phase is usually used by analysis components. report The report phase is used to display the results of the simulation or to write the results to file. This phase is usually used by analysis components. final The final phase is used to complete any other outstanding actions that the testbench has not already completed. 38

#### DRIVER

- The UVM driver is responsible for communicating at the transaction level with the sequence via TLM communication with the sequencer and converting between the sequence\_item on the transaction side and pin-level activity in communicating with the DUT via a virtual interface.
- As the name implies, drivers typically get a sequence\_item and use that information to drive signals to the DUT and may, in certain applications, also receive a pin-level response from the DUT and convert it back into a sequence\_item for the sequence to complete the transaction.
- A driver may also function as a "responder" (i.e. in "slave mode") in which the driver reacts to pin-level activity in the interface to communicate with a sequence that then sends a response transaction back to the driver to complete the protocol transaction

- □ A user-defined driver component is a proxy class derived from a uvm\_driver base class and contains a BFM which is a SystemVerilog interface.
- ☐ The *uvm\_driver* base class provides a seq\_item\_port that gets connected by the agent to the seq\_item\_export of the agent's *uvm\_sequencer*.
- Usually, responses are passed back to the sequence through the seq\_item\_port as well, but certain applications may require that responses be sent back to the sequencer via the *rsp\_port* of the driver
- The uvm\_driver is designed ultimately to interact with a uvm sequence running on the connected uvm sequencer

```
// Driver parameterized with the same sequence item for request & response
// response defaults to request
class adpcm driver extends uvm driver #(adpcm seq item);
. . . .
endclass: adpcm driver
// Agent containing a driver and a sequencer - uninteresting bits left out
class adpcm agent extends uvm agent;
adpcm_driver m_driver;
```

```
class protocol_driver extends uvm_driver #(protocol_seq_item);
    'uvm_component_utils(protocol_driver);
    virtual protocol_interface vif;
    // Virtual interface declaration
    function new(string name, uvm_componenet parent);
         super.new(name, parent);
    endfunction
    extern task run_phase(uvm_phase phase);
```

endclass

## Driver :: Run\_phase

```
task protocol_driver::run_phase(uvm_phase phase);
  forever begin
    #10 seq_item_port.get(req);
    ...
    vif.addr = req.addr;
    vif.data = req.data;
    end
endtask
```

## Sequencer

- A sequencer is an advanced stimulus generator that controls the items provided to the driver for execution.
- By default, a sequencer behaves similarly to a simple stimulus generator and returns a random data item upon request from the driver.
- □ This default behavior allows you to add constraints to the data item class in order to control the distribution of randomized values.
- Unlike generators that randomize arrays of transactions or one transaction at a time, a sequencer includes many important built-in features.

- Ability to react to the current state of the DUT for every data item generated
- Capture of the order between data items in user-defined sequences, which forms a more structured and meaningful stimulus pattern
- Enabling time modeling in reusable scenarios
- Support for declarative and procedural constraints for the same scenario
- System-level synchronization and control of multiple interfaces

#### **UVM Monitor**

- ☐ The key difference between a Monitor and a Driver is that a Monitor is always passive. It does not drive any signals on the interface.
- ☐ When an agent is placed in passive mode, the Monitor continues to execute.
- It contains code that recognizes protocol patterns in the signal activity.
- Once a protocol pattern is recognized, a Monitor builds an abstract transaction model representing that activity, and broadcasts the transaction to any interested components.
- Monitors are composed of a proxy class which should extend from uvm\_monitor and a BFM which is a SystemVerilog interface.
- The proxy should have one analysis port and a virtual interface handle that points to a BFM interface.


```
class wb bus monitor extends uvm monitor;
'uvm component utils (wb bus monitor)
 uvm analysis port # (wb txn) wb mon ap;
 virtual wb bus monitor bfm m bfm; //BFM handle
 wb config m config;
// Standard component constructor
 function new(string name, uvm component parent);
  super.new(name, parent);
 endfunction
  function void build phase ( uvm phase phase );
   wb mon ap = new("wb mon ap", this);
   m_config = wb_config::get_config(this); // get config object
   m bfm = m config.WB mon bfm; // set local virtual if property
   m bfm.proxy = this; //Set BFM proxy handle
 endfunction
```

```
task run_phase(uvm_phase phase);
   m bfm.run(); //Don't start the BFM until we get to the run phase
 endtask
 function void notify_transaction(wb_txn item); //Used by BFM to
return transactions
   wb mon ap.write(item);
 endfunction : notify transaction
endclass
```

```
interface wb bus monitor bfm (wishbone bus syscon if wb bus if);
 import wishbone pkg::*;
 // Data Members
 //-----
 wb bus monitor proxy;
 // Methods
 //----
 task run();
   wb txn txn;
   forever @ (posedge wb bus if.clk)
    //Capture protocol pin activity into txn
    proxy.notify transaction(txn);
   end
 endtask
endinterface
```

## **UVM** Agent

- Sequencers, drivers, monitors, and collectors can be reused independently, but this requires the environment integrator to learn the names, roles, configuration, and hookup of each of these entities.
- ☐ Agents encapsulate a driver, sequencer, monitor.
- UVCs can contain more than one agent.
- Some agents are proactive (for example, master or transmit agents) and initiate transactions to the DUT, while other agents (slave or receive agents) react to transaction requests. Agents should be configurable so that they can be either active or passive.
- Active agents emulate devices and drive transactions according to test directives. Passive agents only monitor DUT activity.



```
//
// Class Description:
//
//
class apb agent extends uvm component;
// UVM Factory Registration Macro
//
'uvm component utils (apb agent)
// Data Members
apb agent config m cfg;
//----
// Component Members
//----
uvm analysis port #(apb seq item) ap;
apb monitor m monitor;
apb sequencer m sequencer;
apb driver m driver;
apb coverage monitor m fcov monitor;
```


```
// Methods
// Standard UVM Methods:
extern function new(string name = "apb_agent", uvm_component parent = null);
extern function void build phase ( uvm_phase phase );
extern function void connect_phase( uvm_phase phase );
endclass: apb_agent
```

```
function apb agent::new(string name = "apb agent", uvm component parent
= null);
super.new(name, parent);
endfunction
function void apb agent::build phase ( uvm phase phase );
 if (m cfg == null)
    if ( !uvm config db # ( apb agent config )::get(this, "",
"apb agent config", m cfg) ) `uvm fatal(...)
 // Monitor is always present
 m monitor = apb monitor::type id::create("m monitor", this);
 // Only build the driver and sequencer if active
 if (m cfg.active == UVM ACTIVE) begin
   m driver = apb driver::type id::create("m driver", this);
   m sequencer = apb sequencer::type id::create("m sequencer", this);
 end
 if (m cfg.has functional coverage) begin
   m fcov monitor =
apb coverage monitor::type id::create("m fcov monitor", this);
 end
endfunction: build phase
```

```
function void apb agent::connect phase(uvm phase phase);
 ap = m monitor.ap;
 // Only connect the driver and the sequencer if active
 if(m cfg.active == UVM ACTIVE) begin
   m driver.seq item_port.connect(m_sequencer.seq_item_export);
 end
 if (m cfg.has functional coverage) begin
   m monitor.ap.connect(m fcov monitor.analysis export);
 end
endfunction: connect phase
```


### The Environment


- ☐ The environment (env) is the top-level component of the UVC.
- ☐ It contains one or more agents, as well as other components such as a bus monitor.
- The env contains configuration properties that enable you to customize the topology and behavior to make it reusable.
- For example, active agents can be changed into passive agents when the verification environment is reused for system verification.
- ☐ The environment class (uvm\_env) is designed to provide a flexible, reusable, and extendable verification component.
- ☐ The main function of the environment class is to model behavior by generating constrained-random traffic, monitoring DUT responses, checking the validity of the protocol activity, and collecting coverage.
- You can use derivation to specialize the existing classes to their specific protocol.



# Env example to be revisited further

```
class env extends uvm env;
my component m my component;
my param component #(.ADDR WIDTH(32), .DATA WIDTH(32)) m my p component;
// Constructor & registration macro left out
// Component and parameterized component create examples
function void build phase ( uvm phase phase );
m_my_component = my_component::type_id::create("m_my_component", this);
 m my p component = my param component #(32, 32)::type id::create
 ("m my p component", this);
endfunction: build
task run phase ( uvm phase phase );
 my seq test seq;
```





Pankaj Badhe

### Hello world

```
// Compile the UVM package
1
    'include "uvm_pkg.sv"
3
    module hello_world_example;
       // Import the UVM library and include the UVM macros
4
5
       import uvm_pkg::*;
       'include "uvm_macros.svh"
6
       initial begin
           'uvm_info("info1", "Hello World!", UVM_LOW)
8
-9-
     end
10
    endmodule: hello_world_example
```

- Lines 1-2: The comment is a reminder to compile the UVM library. The uvm\_pkg.sv is the top UVM library file that includes the rest of the UVM files into a single SystemVerilog package.
   Line 5: When the library has been compiled, the user imports the package into any scopes that use the library features.
   Line 6: The UVM macros need to be included separately because they are compiler directives that do not survive multiple compilation
- To avoid recompiling the entire library multiple times, they are included separately.

steps.

☐ Line 8: The `uvm\_info macro is part of the UVM message capabilities that allow printing, formatting and controlling screen messages. In this case, we just print the message "Hello World!"

## uvm\_object Class (seq\_item)

#### Example 4-1 Non-UVM Class Definition

```
typedef enum bit {APB_READ, APB_WRITE} apb_direction_enum;

class apb_transfer;

rand bit [31:0] addr;

rand apb_direction_enum direction;

function void print();

$display("%s transfer: addr=%h data=%h", direction.name(), addr, data);

endfunction: print


endclass: apb_transfer
```

#### Example 4–2 APB Transfer Derived from uvm\_object

```
1
    typedef enum bit {APB_READ, APB_WRITE} apb_direction_enum;
2
    class apb_transfer extends uvm_object;
3
       rand bit [31:0] addr;
       rand bit [31:0] data;
4
5
       rand apb_direction_enum direction;
6
       // Control field - does not translate into signal data
       rand int unsigned transmit_delay; //delay between transfers
       //UVM automation macros for data items
8
9
       'uvm_object_utils_begin(apb_transfer)
10
          'uvm_field_int(addr, UVM_DEFAULT)
11
          'uvm_field_int(data, UVM_DEFAULT)
          'uvm_field_enum(apb_direction_enum, direction, UVM_DEFAULT)
12
13
          'uvm_field_int(transmit_delay, UVM_DEFAULT | UVM_NOCOMPARE)
       'uvm object utils end
14
15
       // Constructor - required UVM syntax
       function new (string name="apb_transfer");
16
17
          super.new(name);
       endfunction: new
18
19
    endclass : apb_transfer
```

```
class bus seq item extends uvm sequence item;
// Request data properties are rand
rand logic[31:0] addr;
rand logic[31:0] write data;
rand bit read not write;
rand int delay;
// Response data properties are NOT rand
bit error:
logic[31:0] read data;
`uvm object utils(bus seq item)
function new(string name = "bus seq item");
super.new(name);
endfunction
// Delay between bus cycles is in a sensible range
constraint at least 1 { delay inside {[1:20]};}
// 32 bit aligned transfers
constraint align 32 {addr[1:0] == 0;}
// etc
endclass: bus seq item
```

## **UVM Sequences**



# UVM Configuration Database (uvm\_config\_db)

- ☐ The uvm\_config\_db class is the recommended way to access the resource database. A resource is any piece of information that is shared between two or more components or objects.
- Use uvm\_config\_db::set to put information into the database and use uvm\_config\_db::get to retrieve information from the database.
- □ There are no limitations on the type parameter, which can be a class, a uvm\_object, a built-in type like a bit, byte, or a virtual interface, etc.
- □ There are two typical uses of the uvm\_config\_db. The first is to pass virtual interfaces from the HDL/DUT domain to the test, and the second is to pass configuration objects down through the testbench hierarchy.

#### Set

The full signature of the set method is void uvm\_config\_db #( type T = int )::set( uvm\_component cntxt , string inst name , string field name , T value );

- T is the type of the resource, or element, being added usually a virtual interface or a configuration object.
- cntxt and inst\_name together form a scope that is used to locate the resource within the database; it is formed by appending the instance name to the full hierarchical name of the context, i.e.
  {cntxt.get\_full\_name(),".",inst\_name}.
- field\_name is the name given to the resource.
- value is the actual value or reference that is put into the database.

An example of putting virtual interfaces into the UVM configuration database is as follows:

```
interface ahb_if data_port_if( clk , reset );
interface ahb_if control_port_if( clk , reset );
...
uvm_config_db #( virtual ahb_if )::set( null , "uvm_test_top" ,
"data_port" , data_port_if );
uvm_config_db #( virtual ahb_if )::set( null , "uvm_test_top" ,
"control_port" , control_port_if );
```

```
class env extends uvm env;
 ahb agent config m ahb agent config;
 function void build phase ( uvm phase phase );
    . . .
   m ahb agent = ahb agent::type id::create("m ahb agent" , this );
    . . .
    uvm config db #( ahb agent config )::set( this , "m ahb agent*" ,
"ahb agent config" , m ahb agent config );
 endfunction
endclass
```

This code sets the configuration for the AHB agent and all its child components. Two things to note:

- Use "this" as the first argument to ensure that only this agent's configuration is set, and not of any other ahb\_agent in the component hierarchy.
- Use "m\_ahb\_agent\*" to ensure that both the agent and its children are in the look-up scope. Without the '\*' only
  the agent itself would be, and its driver, sequencer and monitor sub-components would be unable to access the
  configuration.


## The get method


The full signature of the get method is **bit uvm\_config\_db #( type T = int ) ::get( uvm\_component cntxt , string inst\_name , string field\_name , ref T value )**;

- **T** is the type of the resource, or element, being retrieved usually a virtual interface or a configuration object.
- **cntxt** and **inst\_name** together form a scope that is used to locate the resource within the database; it is formed by appending the instance name to the full hierarchical name of the context, i.e. {cntxt.get\_full\_name(),".",inst\_name}.
- field\_name is the name given to the resource.
- value holds the actual value or reference that is retrieved from the database; the get() call **returns** 1 if that retrieval succeeds, or else 0 indicating that no resource of this type and with this context and name exists in the database.


```
class ahb monitor extends uvm monitor;
ahb agent config m cfg;
function void build phase ( uvm_phase phase );
if( !uvm_config_db #( ahb_agent_config )::get( this , "" ,
"ahb_agent_config" , m_cfg ) ) begin
   `uvm_error("Config Error" , "uvm_config_db #( ahb_agent_config
)::get cannot find resource ahb_agent_config" )
end
endfunction
endclass
```

## Testbench Architecture





The UVM Build flow in the context of the testbench



## The Test is The Starting Point for The Build Process

The build process for a UVM testbench starts from the test class and works top-down. The test class build method is the first one called at the build phase and it (i.e. the method implementation) determines what gets built in a UVM testbench. Its function is to:

- Set up any factory overrides so that configuration objects or component objects are created as derived types as needed
- · Create and configure the configuration objects required by the various sub-components
- Assign the virtual interface handles put into configuration space by the HDL testbench module
- Build up an encapsulating env configuration object and include it into the configuration space
- Build the next level down, usually the top-level env, in the testbench hierarchy

```
// Class Description:
11
class spi_test_base extends uvm_test;
// UVM Factory Registration Macro
`uvm_component_utils(spi_test_base)
// Data Members
// Component Members
// The environment class
spi_env m_env;
```


```
// Configuration objects
spi_env_config m_env_cfg;
apb_agent_config m_apb_cfg;
spi agent config m spi cfg;
//-----
// Methods
// Standard UVM Methods:
extern function new(string name = "spi test base", uvm component parent = null);
extern function void build phase ( uvm phase phase );
extern virtual function void configure apb agent (apb agent config cfg);
extern function void set seqs(spi vseq base seq);
endclass: spi test base
```


```
function spi_test_base::new(string name = "spi_test_base", uvm_component parent = null);
  super.new(name, parent);
endfunction.
// Build the env, create the env configuration
// including any sub configurations
function void spi test base::build phase(uvm phase phase);
  // env configuration
  m env cfg = spi env config::type id::create("m env cfg");
  // APB configuration
  m apb cfg = apb agent config::type id::create("m apb cfg");
  configure apb agent (m apb cfg);
  m env cfg.m apb agent cfg = m apb cfg;
  // The SPI is not configured as such
  m spi cfg.has functional coverage = 0;
  m_env_cfg.m_spi_agent_cfg = m_spi_cfg;
  uvm_config_db #(spi_env_config)::set(this, "*", "spi_env_config", m_env_cfg);
  m_env = spi_env::type_id::create("m_env", this);
endfunction: build phase
```

```
function void spi_test_base::set_seqs(spi_vseq_base seq);
    seq.m_cfg = m_env_cfg;
    seq.spi = m_env.m_spi_agent.m_sequencer;
endfunction
```

## Assigning Virtual Interfaces From The Configuration Space

```
// The build method from earlier, adding the apb agent virtual interface assignment
 // Build the env, create the env configuration including any sub configurations and
 // assign virtual interfaces
 function void spi test base::build phase( uvm phase phase );
   // Create env configuration object
   m env cfg = spi env config::type id::create("m env cfg");
   // Call function to configure the env
   configure env(m env cfg);
   // Create apb agent configuration object
   m apb cfg = apb agent config::type id::create("m apb cfg");
   // Call function to configure the apb agent
   configure apb agent (m apb cfg);
   // Add the APB driver BFM virtual interface
   if (!uvm config db #(virtual apb driver bfm)::get(this, "", "APB drv bfm",
   m apb cfg.drv bfm ) ) `uvm error(...)
   // Add the APB monitor BFM virtual interface
   if (!uvm config db #(virtual apb monitor bfm)::get(this, "", "APB mon bfm",
   m apb cfg.mon bfm ) ) `uvm error(...)
                                     Pankaj Badhe
                                                                                  81
endfunction: build phase
```






Testbench Build Process - Step 2 - At the end of spi\_envs build() method

```
class spi env config extends uvm object;
// UVM Factory Registration Macro
//
'uvm object utils(spi env config)
//----
// Data Members
// Whether env analysis components are used:
 bit has functional coverage = 0;
 bit has spi functional coverage = 1;
 bit has reg scoreboard = 0;
 bit has spi scoreboard = 1;
// Configurations for the sub components
apb config m apb agent cfg;
spi agent config m spi agent cfg;
```

```
// Methods
extern function new(string name = "spi_env_config");
endclass: spi_env_config
function spi_env_config::new(string name = "spi_env_config");
 super.new(name);
endfunction
```


```
11
// Inside the spi test base class, the agent config handles are assigned:
// The build method from earlier, adding the apb agent virtual interface assignment
// Build the env, create the env configuration including any sub configurations and
// assign virtual interfaces
function void spi test base::build phase ( uvm phase phase );
// Create env configuration object
m env cfg = spi env config::type id::create("m env cfg");
// Call function to configure the env
configure env (m env cfq);
// Create apb agent configuration object
m apb cfg = apb agent config::type id::create("m apb cfg");
// Call function to configure the apb agent
configure apb agent (m apb cfg);
// Adding the APB monitor BFM virtual interface:
if ( !uvm config db #(virtual apb monitor bfm) :: get(this, "", "APB mon bfm",
m apb cfg.mon bfm ) ) 'uvm error(...)
// Adding the APB driver BFM virtual interface:
if ( !uvm config db #(virtual apb driver bfm) :: get(this, "", "APB drv bfm",
m apb cfq.drv bfm ) ) `uvm error(...)
// Assign the apb agent config handle inside the env config:
m env cfq.m apb agent cfg = m apb cfg;
// Repeated for the spi configuration object
m spi cfg = spi agent config::type id::create("m spi cfg");
configure spi agent (m spi cfg);
```

```
// Adding the SPI driver BFM virtual interface
if (!uvm config db #(virtual spi driver bfm)::get(this, "", "SPI drv bfm",
m spi cfg.drv bfm ) ) `uvm error(...)
// Adding the SPI monitor BFM virtual interface
 if ( !uvm config db #(virtual spi monitor bfm)::get(this, "", "SPI mon bfm",
m spi cfg.mon bfm ) ) 'uvm error(...)
m env cfg.m spi agent cfg = m spi cfg;
// Now env config is complete set it into config space
uvm config db #( spi env config )::set( this , "*", "spi env config", m env cfg) );
// Now we are ready to build the spi env
m env = spi env::type id::create("m env", this);
endfunction: build phase
```



Testbench Build Process - Stage 3 - End of Agent build() method

## Connecting the Sequencer and Driver



Sequencer-Driver Connections

```
// Driver parameterized with the same sequence item for request & response
 // response defaults to request
  class adpcm driver extends uvm driver #(adpcm seq item);
 endclass: adpcm driver
 // Agent containing a driver and a sequencer - uninteresting bits left out
  class adpcm agent extends uvm agent;
 adpcm driver m driver;
 adpcm agent config m cfg;
 // uvm sequencer parameterized with the adpcm seq item for request & response
  uvm sequencer # (adpcm seq item) m sequencer;
// Sequencer-Driver connection:
function void connect phase (uvm phase phase);
 if (m cfq.active == UVM ACTIVE) begin
    // The agent is actively driving stimulus
    // Driver-Sequencer TLM connection
    m driver.seq item port.connect(m sequencer.seq item export);
    m driver.vif = cfq.vif;
    // Virtual interface assignment
  end
endfunction: connect phase
```

```
// Same agent as in the previous bidirectional example:
class adpcm agent extends uvm agent;
adpcm driver m driver;
uvm sequencer # (adpcm seq item) m sequencer;
adpcm agent config m cfg;
// Connect method:
function void connect phase (uvm phase phase );
 if (m cfg.active == UVM ACTIVE) begin
   // Always need the driver-sequencer TLM connection
   m driver.seq item port.connect(m sequencer.seq item export);
   // Response analysis port connection
   m driver.rsp port.connect(m sequencer.rsp export);
   m driver.vif = cfq.vif;
 end
 //...
endfunction: connect phase
endclass: adpcm agent
```

