
Block-Level Testbench

As an example of a block level testbench, consider a testbench built to verify a SPI Master DUT. In this case, the UVM environment has two agents - an APB agent to handle bus transfers on its APB slave port, and a SPI agent to handle SPI protocol transfers on its SPI port. The structure of the overall UVM verification environment is illustrated in the block diagram. Let us go through each layer of the testbench and describe how it is put together from the top down.



The Testbench Modules

Two top level testbench modules are used in the SPI block level testbench. The hdl_top module contains the SPI Master DUT, the APB and SPI BFMs and the apb_if, spi_if and intr_if pin interfaces. The SPI Master DUT is connected to the apb_if, spi_if and intr_if which in turn are connected to the APB and SPI master and slave BFMs, respectively. Two initial blocks are also encapsulated within the hdl_top module. The first initial block places the virtual interface handles for the BFM interfaces into the UVM configuration space using uvm_config_db::set. The second initial block generates a clock and a reset signal for the APB interface.

```
module hdl_top;

include "timescale.v"

// PCLK and PRESETN

//
logic PCLK;
logic PRESETn;

//

// Instantiate the pin interfaces:
//
apb_if APB(PCLK, PRESETn);
spi_if SPI();
intr_if INTR();
```

```
// Instantiate the BFM interfaces:
 apb monitor bfm APB mon bfm(
     .PCLK (APB.PCLK),
     .PRESETn (APB.PRESETn),
     .PADDR (APB.PADDR),
     .PRDATA (APB.PRDATA),
     .PWDATA (APB.PWDATA),
     .PSEL (APB.PSEL),
     .PENABLE (APB.PENABLE),
     .PWRITE (APB.PWRITE),
     .PREADY (APB.PREADY)
  );
  apb driver bfm APB drv bfm(
    .PCLK (APB.PCLK),
     .PRESETn (APB.PRESETn),
     .PADDR (APB.PADDR),
     .PRDATA (APB.PRDATA),
     .PWDATA (APB.PWDATA),
     .PSEL
            (APB.PSEL),
     .PENABLE (APB.PENABLE),
     .PWRITE (APB.PWRITE),
     .PREADY (APB.PREADY)
  );
  spi monitor bfm SPI mon bfm(
    .clk (SPI.clk),
    .cs (SPI.cs),
    .miso (SPI.miso),
    .mosi (SPI.mosi)
  );
  spi driver bfm SPI drv bfm(
    .clk (SPI.clk),
     .cs (SPI.cs),
     .miso (SPI.miso),
     .mosi (SPI.mosi)
  );
  intr_bfm INTR_bfm(
     .IRQ (INTR.IRQ),
     .IREQ (INTR.IREQ)
  );
```

```
// DUT
spi top DUT (
 // APB Interface:
 . PCLK (PCLK) ,
 .PRESETN (PRESETn),
 .PSEL (APB.PSEL[0]),
 .PADDR (APB.PADDR [4:0]),
 . PWDATA (APB. PWDATA),
 . PRDATA (APB. PRDATA),
 . PENABLE (APB. PENABLE) ,
 . PREADY (APB. PREADY),
 . PSLVERR () ,
 . PWRITE (APB. PWRITE),
 // Interrupt output
 . IRQ (INTR. IRQ) ,
 // SPI signals
 .ss pad o(SPI.cs),
 .sclk pad o(SPI.clk),
 .mosi_pad_o(SPI.mosi),
 .miso pad i(SPI.miso)
);
// Initial block for virtual interface wrapping:
initial begin
  import uvm pkg::uvm config db;
 uvm config db #(virtual apb monitor bfm)::set(null, "uvm test top", "APB mon bfm", APB mon bfm);
  uvm_config_db #(virtual apb_driver_bfm) ::set(null, "uvm_test_top", "APB_drv_bfm", APB_drv_bfm);
  uvm config db #(virtual spi monitor bfm)::set(null, "uvm test top", "SPI mon bfm", SPI mon bfm);
 uvm_config_db #(virtual spi_driver_bfm) ::set(null, "uvm_test_top", "SPI_drv_bfm", SPI_drv_bfm);
                                    ::set(null, "uvm_test_top", "INTR_bfm", INTR_bfm);
 uvm_config_db #(virtual intr_bfm)
end
// Initial blocks for clock and reset generation:
initial begin
 PCLK = 0;
 forever #10ns PCLK = ~PCLK;
initial begin
 PRESETn = 0;
 repeat(4) @(posedge PCLK);
 PRESETn = 1;
endmodule: hdl_top
```

The hvl_top module simply imports the uvm_pkg and the spi_test_lib_pkg which contains definitions for the tests that can be run. It also contains the initial block that calls the run_test() method to construct and launch the specified test and thus UVM phasing.

```
module hvl_top;

include "timescale.v"

import uvm_pkg::*;
import spi_test_lib_pkg::*;

// UVM initial block:
initial begin
  run_test();
end

endmodule: hvl_top
```

The Test

The next phase in the UVM construction process is the build phase. For the SPI block level example this means building the spi_env component, after first creating and preparing all pertinent configuration objects to be used by the environment. The configuration and build process is largely common to most test cases, so it is generally good practice to devise a test base class that can be extended to create specific tests.

In the SPI example, the configuration object for the spi_env contains handles for the SPI and APB configuration objects. This allows the env configuration object to be used to pass all required sub-configuration objects to the env, as part of the build method of the spi_env. This "Russian Doll" approach to nesting configurations is scalable for many levels of hierarchy.

Before the configuration objects for the agents are assigned to their handles in the env configuration block, they are themselves constructed, and their virtual interfaces assigned using the uvm_config_db::get method, and then configured. The virtual interface assignments are to the virtual BFM interface handles that were set in the hdl_top. The APB agent may well be configured differently for different test cases and so its configuration process has been dedicated to a specific virtual method in the base class. This lets derived test classes overload this method and custom configure the APB agent as required.

The following code is for the spi_test_base class:

```
//
// Class Description:
//
//
class spi_test_base extends uvm_test;

// UVM Factory Registration Macro
//
`uvm_component_utils(spi_test_base)
```

```
// Data Members
// Component Members
// The environment class
spi env m env;
// Configuration objects
spi_env_config m_env_cfg;
apb_agent_config m_apb_cfg;
spi_agent_config m_spi_cfg;
// Register map
spi register map spi rm;
//Interrupt Utility
intr util INTR;
// Methods
extern virtual function void configure apb agent (apb agent config cfg);
// Standard UVM Methods:
extern function new(string name = "spi test base", uvm component parent = null);
extern function void build_phase( uvm_phase phase );
endclass: spi test base
function spi_test_base::new(string name = "spi_test_base", uvm_component parent = null);
 super.new(name, parent);
endfunction
// Build the env, create the env configuration
// including any sub configurations and assigning virtual interfaces
function void spi test base::build phase( uvm phase phase );
 virtual intr bfm temp intr bfm;
 // env configuration
 m env cfg = spi env config::type id::create("m env cfg");
 // Register map - Keep reg_map a generic name for vertical reuse reasons
 spi_rm = new("reg_map", null);
 m env cfg.spi rm = spi rm;
 m apb cfg = apb agent config::type id::create("m apb cfg");
 configure_apb_agent(m_apb_cfg);
 if (!uvm config db #(virtual apb monitor bfm)::get(this, "", "APB mon bfm",
 m apb_cfg.mon_bfm)) `uvm_fatal(...)
```

```
if (!uvm config db #(virtual apb driver bfm) ::get(this, "", "APB drv bfm",
 m apb cfg.drv bfm)) `uvm fatal(...)
 m_spi_cfg.has_functional_coverage = 0;
 m_env_cfg.m_spi_agent_cfg = m_spi_cfg;
 // Insert the interrupt virtual interface into the env config:
 INTR = intr util::type id::create("INTR");
 if (!uvm_config_db #(virtual intr_bfm)::get(this, "", "INTR_bfm", temp_intr_bfm) )
 `uvm fatal(...)
INTR.set bfm(temp intr bfm);
m env cfg.INTR = INTR;
 uvm_config_db #( spi_env_config )::set( this ,"*", "spi_env_config", m_env_cfg);
 m_env = spi_env::type_id::create("m_env", this);
 // Override for register adapter:
 register adapter base::type id::set inst override(apb register adapter::get type(),
 "spi bus.adapter");
 endfunction: build phase
 // Convenience function to configure the apb agent
 // This can be overloaded by extensions to this base class
 function void spi test base::configure apb agent(apb agent config cfg);
 cfg.active = UVM ACTIVE;
 cfg.has functional coverage = 0;
 cfg.has scoreboard = 0;
 // SPI is on select line 0 for address range 0-18h
 cfg.no select lines = 1;
 cfg.start address[0] = 32'h0;
  cfg.range[0] = 32'h18;
endfunction: configure_apb_agent
```

To create a specific test case, the spi_test_base class is extended, and this allows the test writer to take advantage of the configuration and build process defined in the parent class. As a result, the test writer only needs to add a run_phase method. In the following (simplistic and to be updated) example, the run_phase method instantiates sequences and starts them on appropriate sequencers in the env. All of the configuration process is carried out by the super.build_phase() method call in the build_phase method.

```
// Class Description:
class spi poll test extends spi test base;
  // UVM Factory Registration Macro
  `uvm_component_utils(spi_poll_test)
  // Methods
 // Standard UVM Methods:
 extern function new(string name = "spi poll test", uvm component parent = null);
 extern function void build phase(uvm phase phase);
 extern task run phase(uvm phase phase);
 endclass: spi poll test
 function spi poll test::new(string name = "spi poll test", uvm component parent = null);
   super.new(name, parent);
 endfunction
 // Build the env, create the env configuration
 // including any sub configurations and assigning virtual interfaces
 function void spi poll test::build phase(uvm phase phase);
   super.build phase(phase);
 endfunction: build phase
 task spi poll test::run phase(uvm phase phase);
   config_polling_test t_seq = config_polling_test::type_id::create("t_seq");
   set seqs(t seq);
   phase.raise objection(this, "Test Started");
   t seq.start(null);
   #100;
   phase.drop_objection(this, "Test Finished");
 endtask: run phase
```

The Environment

The next level in the SPI UVM environment is the spi_env. This class contains a number of sub-components, namely the SPI and APB agents, a scoreboard and a functional coverage collector. Which of these sub-components gets built is determined by variables in the spi_env configuration object.

In this case, the spi_env configuration object also contains a utility which contains a method for detecting an interrupt. This will be used by *sequences*. The contents of the spi_env config class are as follows:

```
// Class Description:
class spi env config extends uvm object;
const string s my config id = "spi env config";
const string s no config id = "no config";
const string s my config type error id = "config type error";
// UVM Factory Registration Macro
`uvm object utils(spi env config)
// Interrupt Utility - used in the wait for interrupt task
intr util INTR;
// Data Members
// Whether env analysis components are used:
bit has functional coverage = 0;
bit has spi functional coverage = 1;
bit has reg scoreboard = 0;
bit has spi scoreboard = 1;
// Whether the various agents are used:
bit has apb agent = 1;
bit has spi agent = 1;
// Configurations for the sub_components
apb agent config m apb agent cfg;
spi agent config m spi agent cfg;
// SPI Register model
uvm register map spi rm;
// Methods
extern task wait for interrupt;
extern function bit is interrupt cleared;
```

```
// Standard UVM Methods:
extern function new(string name = "spi_env_config");
endclass: spi_env_config

function spi_env_config::new(string name = "spi_env_config");
    super.new(name);
endfunction

// This task is a convenience method for sequences waiting for the interrupt
// signal
task spi_env_config::wait_for_interrupt;
INTR.wait_for_interrupt();
endtask: wait_for_interrupt
// Check that interrupt has cleared:
function bit spi_env_config::is_interrupt_cleared;
    return INTR.is_interrupt_cleared();
endfunction: is_interrupt_cleared
```

In this example, there are build configuration field bits for each sub-component. This gives the env the ultimate flexibility for reuse.

During the spi_env's build phase, a handle to the spi_env_config is retrieved from the configuration space using uvm_config_db get(). Then the build process tests the various has_<sub_component> fields in the configuration object to determine whether to build a sub-component. In the case of the APB and SPI agents, there is an additional step which is to unpack the configuration objects for each of the agents from the envs configuration object and then to set the agent configuration objects in the envs configuration table after any local modification.

In the connect phase, the spi env configuration object is again used to determine which TLM connections to make.

```
//
// Class Description:
//

class spi_env extends uvm_env;

// UVM Factory Registration Macro
//

`uvm_component_utils(spi_env)
//-----
// Data Members
//-----
apb_agent m_apb_agent;
spi_agent m_spi_agent;
spi_env_config m_cfg;
spi_env_config m_cfg;
spi_scoreboard m_scoreboard;

// Register layer adapter
reg2apb_adapter m_reg2apb;
```

```
// Register predictor
 uvm_reg_predictor#(apb seq item) m apb2reg predictor;
 // Constraints
 // Methods
 // Standard UVM Methods:
 extern function new(string name = "spi env", uvm component parent = null);
 extern function void build phase(uvm phase phase);
 extern function void connect phase(uvm phase phase);
endclass:spi env
function spi env::new(string name = "spi env", uvm component parent = null);
 super.new(name, parent);
endfunction
function void spi_env::build_phase(uvm_phase phase);
 if (!uvm config db #(spi env config)::get(this, "", "spi env config", m cfg))
    `uvm fatal("CONFIG LOAD", "Cannot get() configuration spi env config from
   uvm config db. Have you set() it?")
 uvm config db #(apb agent config)::set(this, "m apb agent*",
   "apb agent config",
   m cfg.m apb agent cfg);
 m apb agent = apb agent::type id::create("m apb agent", this);
 // Build the register model predictor
 m apb2reg predictor =
 uvm reg predictor#(apb seq item)::type id::create("m apb2reg predictor", this);
 m reg2apb = reg2apb adapter::type id::create("m reg2apb");
 uvm_config_db #(spi_agent config)::set(this, "m spi agent*",
   "spi agent config",
   m cfg.m spi agent cfg);
 m_spi_agent = spi_agent::type_id::create("m_spi_agent", this);
 if(m cfg.has spi scoreboard) begin
   m scoreboard = spi scoreboard::type id::create("m scoreboard", this);
 end
endfunction: build phase
```

```
function void spi env::connect phase(uvm phase phase);
 // Only set up register sequencer layering if the spi rb is the top block
  // If it isn't, then the top level environment will set up the correct sequencer
  // and predictor
 if(m cfg.spi rb.get parent() == null) begin
  if (m cfg.m apb agent cfg.active == UVM ACTIVE) begin
  m cfg.spi rb.spi reg block map.set sequencer(m apb agent.m sequencer, m reg2apb);
   end
   // Register prediction part:
   // Replacing implicit register model prediction with explicit prediction
   // based on APB bus activity observed by the APB agent monitor
   // Set the predictor map:
   m apb2reg predictor.map = m cfg.spi rb.spi reg block map;
   // Set the predictor adapter:
   m apb2reg predictor.adapter = m reg2apb;
   // Disable the register models auto-prediction
   m cfg.spi rb.spi reg block map.set auto predict(0);
   // Connect the predictor to the bus agent monitor analysis port
   m apb agent.ap.connect(m apb2reg predictor.bus in);
  end
 if(m cfg.has spi scoreboard) begin
   m spi agent.ap.connect(m scoreboard.spi.analysis export);
   m scoreboard.spi rb = m cfg.spi rb;
 end
endfunction: connect phase
```

The Agents

Since the UVM build process is top down, the SPI and APB agents are constructed next. The article on the *agent build process* describes how the APB agent is configured and built, and the SPI agent follows the same process.

The components within the agents are at the bottom of the testbench hierarchy, so the build process terminates there.