System Verilog OPERATORS, SUBPROGRAMS

Operators

Included from Verilog

```
+ - * / %
Arithmetic
              ! && ||
Logical

    Relational

              > < >= <=
Equality
              ~ & | ^ ~^ ^~
Bitwise
               & ~& | ~| ^ ~^
o Reduction
O Shift
             >> << >>> <<
O Concatenation
              { op1, op2, op3, .. , opn }
Replication
              { no_of_times { a } }

    Conditional

              cond ? True_Stm : False_Stm
```

Operators

Additions to System Verilog

```
OArithmetic += -= *= /= %=

OIncrement/Decrement ++ --

OLogical -> <->

OBitwise &= |= ^=

OShift >>= <<= >>>= <<=

OWildcard Equality ==? !=?

OSet Membership inside

ODistribution dist
```

```
int a, b, c=2, d=6, e=10;
initial begin
                                      Result:
a=d++;
                                      a = 6
b=++d;
                                      b= 8
c*=d;
                                      c= 8
c>>=1;
                                      d= 8
e%=3;
                                      e= 3
e+=2;
end
```

```
Result:
int a, b, c, d;
                                         a=3 b=3 //Display
initial begin
                                         c=4
                                         b= 4
b=3;
if((a=b)) //brackets compulsory
                                         a=4
$display("a=%d b=%d", a, b);
                                         if ((a=b)) is same as
a=(b=(c=4));
                                         a=b;
end
                                         if (a)
```

```
a->b is same as !a | b
             a<-> b is same as (!a | b) && (!b | a)
                                                  Result:
int a=1, b=2;
initial begin
                                               a implies b
if(a->b)
                                       a is logically equivalent to b
$display("a implies b");
if (a<-> b)
$display("a is logically equivalent to b");
end
```

Loops

- Included from Verilog
 - o for
 - o repeat
 - o while
- Additions to System Verilog
 - o foreach
 - o do while

Loops

```
inital begin
int a [8] [5];
foreach ( a [i, j] )
a[i] [j]=$random;
end
```

Used to access all elements in an array

```
inital begin
int i=10;
do begin
i -=1; //statements
end
while (i >5)
end
```

Statements executed first an then execution depends upon condition

package

- Packages provide ways to have common code to be shared across multiple modules.
- A package can contain any of the following:
 - Data Types
 - Subprograms (Tasks/Functions)
 - Sequence
 - property
- Elements of a package can be accessed by:
 - :: (Scope Resolution Operator)
 - import keyword

include vs import

- 'include is used to include the content of specified file to the given location.
- It is equivalent to copying the content and pasting at the given location.

```
`include "xyz.v"
```

• Import is used to access elements defined inside the package without copying them to current location.

```
import :: element_name;
import :: *;
```

```
"file1.sv"
                                           `include "file1.sv"
function int add (input int a, b);
                                           `include "file2.sv"
add = a + b;
                                            module test;
endfunction
                                            initial begin
                                            int x = add(1, 2, 3);
"file2.sv"
                                            int y=add(3, 4);
function int add (input int a, b, c);
                                            end
add = a + b + c;
                                            endmodule
endfunction
                              Compilation error add already exists
```

```
`include "pack1.sv"
`include "pack2.sv"
module test;
import mypack1::*;
import mypack2::*;
initial begin
x=mypack1 :: add(3, 6);
                            //x=9
y=mypack2 :: add(4, 5, 3); //y=12
end
endmodule
```

unique and priority

- Improperly coded case statements can frequently cause unintended synthesis optimizations or unintended latches.
- System Verilog unique and priority keywords are designed to address improperly coded case and if statements.
- unique and priority keywords can be placed before an if, case, casez, casex statement.

- A unique keyword performs following checks:
 - Each choice of statement is unique or mutually exclusive.
 - All the possible choices are covered.
- A unique keyword causes simulator to perform run time checks and report warning if any of the following conditions are true:
 - More than one case item matches the case expression.
 - No case item matches the case expression, and there is no default case

```
always @ *
                           Result:
unique case (sel)
                           Inputs
                                     Outputs
2'b00: y=a;
                           00:
                                    y=a;
2'b01: y=b;
                           01:
                                   y=b; warning issued
2'b01: y=c;
                                   Latch; warning issued
                           x1:
2'b10: y=d;
                           11:
                                    y=e;
2'b11: y=e;
endcase
```

```
always @*
casez (ip)
4'b1???: y=2'b11;
4'b?1??: y=2'b10;
4'b??1?: y=2'b01;
4'b???1: y=2'b00;
default: y=2'b00;
endcase
```

Synthesis Result: Priority Encoder

```
always @*
unique casez (ip)
4'b1???: y=2'b11;
4'b?1??: y=2'b10;
4'b??1?: y=2'b01;
4'b???1: y=2'b00;
default: y=2'b00;
endcase
```

Synthesis Result: Encoder

priority

- A priority instruct tools that choices should be evaluated in order they occur.
- A priority case will cause simulation to report a warning if all possible choices are not covered and there is no default statement.
- A priority if will cause simulators to report a warning if all of the if...if else conditions are false, and there is no final else branch.

priority

```
always @ *
                          Result:
priority case (sel)
                          Inputs
                                   Outputs
2'b00: y=a;
                          00:
                                   y=a;
2'b01: y=b;
                          01:
                                   y=b;
2'b01: y=c;
                          x1:
                                   Latch; warning issued
2'b10: y=d;
                          11:
                                   y=e;
2'b11: y=e;
endcase
```

priority

```
always @ *
priority if (sel==2'b00) y=a;
                                Result:
else if (sel==2'b01) y=b;
                                Inputs
                                          Outputs
else if (sel=2'b10) y=c;
                                00:
                                         y=a;
else if (sel==2'b10) y=d;
                                01:
                                         y=b;
else if (sel==2'b11) y=e;
                                10:
                                         y=c;
                                11:
                                         y=e;
                                1x:
                                         Latch; warning issued
                                z1:
                                         Latch; warning issued
```

Procedural Statements

- If there is label on begin/fork then you can put same label on the matching end/join.
- User can also put label on other System Verilog end statements such as endmodule, endfunction, endtask, endpackage etc.

```
module test;
initial
for (int i=0; i<15; i++)
begin : loop
end : loop
endmodule : test
```

Scope and Lifetime

- System Verilog adds the concept of global scope. Any declaration and definitions which are declared outside module, interface, subprograms etc has a global scope.
- These declaration and definitions can be accessed by any scope that lies below the current scope including the current scope.
- All global variables have static lifetime i.e. they exist till end of simulation. Global members can be explicitly referred by \$unit.

```
int i;
//task increment
                             task
                               increment;
module test;
                             i+=1;
//task decrement
                             endtask
initial begin: label
i=5;
                            task decrement;
#6 $unit::i=3;
                            $unit::i-=1;
#3 increment;
                            endtask
#4 decrement;
end: label
endmodule: test
```

Scope and Lifetime

- Local declarations and definitions are accessible at scope where they are defined or scopes below it.
- By default all the variables are static in a local scope.
- These variables can be made automatic.
- Static variables can be accessed by hierarchal names.

Scope and Lifetime

- automatic variables cannot be accessed by hierarchical name.
- automatic variables declared in an task, function, or block are local in scope, default to the lifetime of the call or block, and are initialized on each entry to the call or block.
- Static variables are initialized only once during the simulation period at the time they are declared.
- Advantage of defining variables local to scope is that there is no side effect i.e the variable is getting modified by operations local to it.

```
//Global Declaration
int i;
module test;
                      //Local to module
int i;
initial begin
                      //Local to initial block
int i;
for (int i=0; i<5; i++) //Local to for loop
                      //Modifies i inside test
test.i=i;
                      //Modifies i inside initial
i=6;
end
endmodule: test
```

```
int svar1 = 1;
                                 // static keyword optional
initial begin
for (int i=0; i<3; i++) begin : l1
   automatic int loop3 = 0; // executes every loop
   for (int k=0; k<3; k++) begin : 12
   loop3++;
   $display(loop3);
   end: 12
                                //loop3 destroyed here
end: 11
end
                 Result: 123123123
```

Result: 123456789

Type Parameter

- A parameter constant can also specify a data type.
- This allows modules, interfaces, or programs to have ports and data objects whose type can be set for each instance.

Subprograms

- Following advancement has been done to System Verilog Subprograms (Functions and Task):
- Default Port Direction : default port is input, unless specified.
 Following types of ports are allowed:
 - input: value captured during subprogram call.
 - output: value assigned at end of subprogram.
 - inout: value captured at start assigned at the end.
 - ref: a reference of actual object is passed, the object can be modified by subprogram and can also respond to changes.

Subprograms

- Following advancement has been done to System Verilog Subprograms (Functions and Task):
- Default Data Type: Unless declared, data types of ports is logic type.
- Default Value: Input ports can have default values. If few arguments are not passed, there default values are taken.
- begin..end : begin end is no longer required.
- Return: return keyword can be used to return value in case of functions and to exit subprogram in case of tasks.
- Life Time: Variables can be defined as static or automatic.

Function and Tasks

- Both Functions and Tasks can have zero or more arguments of type input, output, inout or ref.
- Only Functions can return a value, tasks cannot return a value.
- A void return type can be specified for a function that is not suppose to return any value.
- Functions executes in zero simulation time, where as tasks may execute in non zero simulation time.

```
function int add (int a=0, b=0, c=0);
return a + b+ c;
endfunction
initial begin
int y;
                        //3+5+0
y=add(3, 5);
#3 y=add();
                       //0+0+0
#3 y=add(1, 2, 3); //1+2+3
                       //0+2+1
#3 y=add(, 2, 1);
end
```

```
function void display (int a=0, b=0); //void function
$display("a is %0d b=%0d", a, b);
endfunction
initial begin
display(3, 5);
                      //a=3 b=5
                     // a=0 b=0
#3 display();
#3 display(1); // a=1 b=0
#3 display(, 3);
               // a=0 b=3
end
```

```
function int initialize(ref int a [7:0]);
foreach(a[i])
a[i]=$random;
return 1;
endfunction
int b[7:0], status;
initial begin
status=initialize(b);
                            //same as pointer concept in c
#3 void'(initialize(b));
                            // ignore return value
end
```

```
//If argument is const then subprogram cannot modify it
function void copy(const ref int a [7:0], ref b [7:0]);
foreach(a[i])
b[i]=a[i];
endfunction
int a[7:0], b [7:0];
initial begin
foreach (a [i] ) a [i]=$random;
copy(a, b);
end
```

```
task check (int a, output b);
if (!a) begin
b=1;
$display("error");
return; end
b=0;
endtask
initial begin
#3 check(5, error);
                              // error=0
                              // error=1
#3 check(0, error);
end
```

```
task add (int a=0, b=0, output int z); //Variables are static by
                                    //default
#2 z=a + b;
endtask
int x, y;
                                                  Result:
                                                  x=6
initial fork
                                                  y=6
add(3, 5, x);
#1 add(2, 4, y);
join
```

```
task add (int a=0, b=0, output int z); //Variables are static by
                                   //default
#2 z=a + b;
endtask
int x, y;
                                             Result:
                                             8=x
initial begin
                                             y=6
add(3, 5, x);
#1 add(2, 4, y);
end
```

```
task automatic add (int a=0, b=0, output int z);
#2 z=a + b;
endtask
int x, y;
                                            Result:
initial fork
                                            8=x
add(3, 5, x);
                                            y=6
#1 add(2, 4, y);
join
```