
Block-Level Testbench 58

Integration-Level Testbench

This testbench example is one that takes two block level verification environments and shows how they can be reused at a higher level of integration. The principles that are illustrated in the example are applicable to repeated rounds of vertical reuse.

The example takes the SPI block level example and integrates it with another block level verification environment for a GPIO DUT. The hardware for the two blocks has been integrated into a Peripheral Sub-System (PSS) which uses an AHB to APB bus bridge to interface with the APB interfaces on the SPI and GPIO blocks. The environments from the block level are encapsulated by the pss_env, which also includes an AHB agent to drive the exposed AHB bus interface. In this configuration, the block level APB bus interfaces are no longer exposed, and so the APB agents are put into passive mode to monitor the APB traffic. The stimulus needs to drive the AHB interface and register layering enables reuse of block level stimulus at the integration level.



We shall now go through the testbench and the build process from the top down, starting with the two top level testbench modules.

Top Level Testbench Modules

As with the block level testbench example, two top level modules are utilized. The hdl_top instantiates the DUT, instantiates the BFM interfaces and connects the pin interfaces to the DUT and the BFM interfaces. Virtual Interface handles referencing the BFM interfaces are placed into the configuration space and clocks and resets are generated. The main differences between this code and the block level testbench code are that there are more interfaces and that there is a need to bind to some internal signals to monitor the APB bus. Another differences is that driver BFMs are not instantiated if the agent is going to be used in passive mode. The DUT is wrapped by a module which connects its I/O signals to the interfaces used in the UVM testbench. The internal signals are bound to the APB interface using the binder module:

```
module top tb;
import uvm pkg::*;
import pss_test_lib_pkg::*;
// PCLK and PRESETn
logic HCLK;
logic HRESETn;
// Instantiate the pin interfaces:
apb if APB(HCLK, HRESETn);
// APB interface - shared between passive
agents
ahb if AHB(HCLK, HRESETn);
// AHB interface
spi if SPI();
// SPI Interface
// Additional pin interfaces
// Instantiate the BFM interfaces:
apb_monitor_bfm APB_SPI_mon_bfm(
   .PCLK (APB.PCLK),
   .PRESETn (APB.PRESETn),
   .PADDR (APB.PADDR),
   .PRDATA (APB.PRDATA),
   .PWDATA (APB.PWDATA),
   .PSEL (APB.PSEL),
   .PENABLE (APB.PENABLE),
   .PWRITE (APB.PWRITE),
   .PREADY (APB.PREADY)
);
apb_monitor_bfm APB_GPIO_mon_bfm(
   .PCLK (APB.PCLK),
   .PRESETn (APB.PRESETn),
   .PADDR (APB.PADDR),
    .PRDATA (APB.PRDATA),
```

```
.PWDATA
                       (APB.PWDATA),
            .PSEL
                       (APB.PSEL),
            .PENABLE
                      (APB.PENABLE),
            .PWRITE
                       (APB.PWRITE),
            .PREADY
                       (APB.PREADY)
       );
         apb driver bfm APB GPIO drv bfm(
            .PCLK
                      (APB dummy.PCLK),
            .PRESETn (APB dummy.PRESETn),
            . PADDR
                        (APB dummy.PADDR),
            .PRDATA
                        (APB dummy.PRDATA),
            .PWDATA
                        (APB dummy.PWDATA),
            .PSEL
                        (APB dummy.PSEL),
            .PENABLE
                        (APB dummy.PENABLE),
            .PWRITE
                        (APB dummy.PWRITE),
            .PREADY
                       (APB dummy.PREADY)
       );
       . . .
       // Additional BFM interfaces
       // Binder
       binder probe();
       // DUT Wrapper:
       pss wrapper wrapper(.ahb(AHB),
                            .spi(SPI),
                            .gpi(GPI),
                            .gpo(GPO),
                            .gpoe(GPOE),
                            .icpit(ICPIT),
                            .uart rx(UART RX),
                            .uart tx(UART TX),
                            .modem(MODEM));
       // UVM initial block:
       // Virtual interface wrapping
       initial begin
          import uvm pkg::uvm config db;
uvm_config_db #(virtual apb_monitor_bfm)
                                        ::set(null, "uvm_test_top", "APB_SPI_mon_bfm", APB_SPI_mon_bfm);
                                        ::set((null, "uvm_test_top", "APB_GPIO_mon_bfm", APB_GPIO_mon_bfm);
uvm_config_db #(virtual apb_monitor_bfm)
uvm_config_db #(virtual ahb_monitor_bfm) ::set(null, "uvm_test_top", "AHB_mon_bfm", AHB_mon_bfm);
uvm config db #(virtual ahb driver bfm) ::set(null, "uvm test top", "AHB drv bfm", AHB drv bfm);
uvm config db #(virtual spi monitor bfm) ::set(null, "uvm test top", "SPI mon bfm", SPI mon bfm);
uvm config db #(virtual spi driver bfm) ::set(null, "uvm test top", "SPI drv bfm", SPI drv bfm);
//Additional uvm config db::set() calls
end
```

```
//
// Clock and reset initial block:
//
initial begin

HCLK = 1;
forever #10ns HCLK = ~HCLK;
end
initial begin

HRESETn = 0;
repeat(4) @(posedge HCLK);
HRESETn = 1;
end

// Clock assignments:
assign GPO.clk = HCLK;
assign GPOE.clk = HCLK;
assign GPI.clk = HCLK;
endmodule: hdl_top
```

The hvl_top module remains largely the same as in the block level example. It now imports the pss_test_lib_pkg so that the definition of the tests are known. Otherwise, the same functionality is present.

```
module hvl_top;

import uvm_pkg::*;

import pss_test_lib_pkg::*;

// UVM initial block:
initial begin
  run_test();
end

endmodule: hvl_top
```

The Test

Like the block level test, the integration level test should have the common build and configuration process captured in a base class that subsequent test cases can inherit from. As can be seen from the example, there is more configuration to do and so the need becomes more compelling.

The configuration object for the pss_env contains handles for the configuration objects for the spi_env and the gpio_env. In turn, the sub-env configuration objects contain handles for their agent sub-component configuration objects. The pss_env is responsible for un-nesting the spi_env and gpio_env configuration objects and setting them in its configuration table, making any local changes necessary. In turn, the spi_env and the gpio_env put their agent configurations into their configuration table.

The pss test base class is as follows:

```
// Class Description:
class pss test base extends uvm test;
// UVM Factory Registration Macro
`uvm component utils(pss test base)
// Data Members
// Component Members
//----
// The environment class
pss env m env;
// Configuration objects
pss env config m env cfg;
spi env config m spi env cfg;
gpio env config m gpio env cfg;
apb_agent_config m_spi_apb_agent_cfg;
apb agent config m gpio apb agent cfg;
ahb agent config m ahb agent cfg;
spi agent config m spi agent cfg;
// Additional configuration object handles
// Register map
pss register map pss rm;
// Interrupt Utility
intr util ICPIT;
```

```
// Methods
// Standard UVM Methods:
extern function new(string name = "spi test base", uvm component parent = null);
extern function void build phase ( uvm phase phase);
extern virtual function void configure apb agent (apb agent config cfg, int index,
logic[31:0] start address, logic[31:0] range);
extern task run phase( uvm phase phase );
endclass: pss test base
function pss_test_base::new(string name = "spi_test_base", uvm_component parent = null);
  super.new(name, parent);
endfunction
// Build the env, create the env configuration
// including any sub configurations and assigning virtural interfaces
function void pss test base::build phase(uvm phase phase);
  virtual intr bfm temp intr bfm;
  m env cfg = pss env config::type id::create("m env cfg");
  // Register model
  // Enable all types of coverage available in the register model
  uvm reg::include coverage("*", UVM CVR ALL);
  // Register map - Keep reg map a generic name for vertical reuse reasons
  pss_rb = pss_reg_block::type_id::create("pss_rb");
  pss rb.build();
  m env cfg.pss rb = pss rb;
  // SPI Sub-env configuration:
  m spi env cfg = spi env config::type id::create("m spi env cfg");
  m spi env cfg.spi rb = pss rb.spi rb;
  // apb agent in the SPI env:
  m spi apb agent cfg = apb agent config::type id::create("m spi apb agent cfg");
  configure apb agent (m spi apb agent cfg, 0, 32'h0, 32'h18);
  if (!uvm config db #(virtual apb monitor bfm)::get(this, "", "APB SPI mon bfm",
 m spi apb agent cfg.mon bfm))
   `uvm fatal("VIF CONFIG", "Cannot get() BFM interface APB SPI mon bfm from
 uvm config db. Have you set() it?")
```

```
// if (!uvm config db #(virtual apb driver bfm) ::get(this, "", "APB SPI drv bfm",
m spi apb agent cfg.drv bfm))
// `uvm fatal("VIF CONFIG", "Cannot get() BFM interface APB SPI drv bfm from
uvm config db. Have you set() it?")
m spi apb agent cfg.active = UVM PASSIVE;
m spi env cfg.m apb agent cfg = m spi apb agent cfg;
// SPI agent:
m spi agent cfg = spi agent config::type id::create("m spi agent cfg");
if (!uvm config db #(virtual spi monitor bfm)::get(this, "", "SPI mon bfm",
m_spi_agent_cfg.mon_bfm))
 `uvm fatal("VIF CONFIG", "Cannot get() BFM interface SPI mon bfm from uvm config db.
Have you set() it?")
  if (!uvm config db #(virtual spi driver bfm) ::get(this, "", "SPI drv bfm",
m spi agent cfg.drv bfm))
  `uvm fatal("VIF CONFIG", "Cannot get() BFM interface SPI_drv_bfm from
uvm config db. Have you set() it?")
m spi env cfg.m spi agent cfg = m spi agent cfg;
m env cfg.m spi env cfg = m spi env cfg;
uvm config_db #(spi_env_config)::set(this, "*", "spi_env_config", m_spi_env_cfg);
// GPIO env configuration:
m_gpio_env_cfg = gpio_env_config::type_id::create("m_gpio_env_cfg");
m gpio env cfg.gpio rb = pss rb.gpio rb;
m gpio apb agent cfg = apb agent config::type id::create("m gpio apb agent cfg");
configure apb agent(m gpio apb agent cfg, 1, 32'h100, 32'h124);
if (!uvm config db #(virtual apb monitor bfm)::get(this, "", "APB GPIO mon bfm",
m gpio apb agent cfg.mon bfm))
  `uvm fatal("VIF CONFIG", "Cannot get() BFM interface APB GPIO mon bfm
from uvm config db. Have you set() it?")
// if (!uvm config db #(virtual apb driver bfm) ::get(this, "", "APB GPIO drv bfm",
m gpio apb agent cfg.drv bfm))
// `uvm fatal("VIF CONFIG", "Cannot get() BFM interface APB drv bfm from
uvm config db. Have you set() it?")
m gpio apb agent cfg.active = UVM PASSIVE;
m_gpio_env_cfg.m_apb_agent_cfg = m_gpio_apb_agent_cfg;
m gpio env cfg.has functional coverage = 1;
// Register coverage no longer valid
// GPO agent
m GPO agent cfg = gpio agent config::type id::create("m GPO agent cfg");
if (!uvm config db #(virtual gpio monitor bfm)::get(this, "", "GPO mon bfm",
m GPO agent cfg.mon bfm))
```

```
`uvm fatal("VIF CONFIG", "Cannot get() BFM interface GPO mon bfm from
uvm config db. Have you set() it?")
// if (!uvm config db #(virtual gpio driver bfm) ::get(this, "",
"GPO drv bfm", m GPO agent cfg.drv bfm))
// `uvm fatal("VIF CONFIG", "Cannot get() BFM interface SPI drv bfm from
uvm config db. Have you set() it?")
m GPO agent cfg.active = UVM PASSIVE;
// Only monitors
m gpio env cfg.m GPO agent cfg = m GPO agent cfg;
// GPOE agent
m GPOE agent cfg = gpio agent config::type id::create("m GPOE agent cfg");
if (!uvm config db #(virtual gpio monitor bfm)::get(this, "", "GPOE mon bfm",
m GPOE agent cfg.mon bfm))
  `uvm fatal("VIF CONFIG", "Cannot get() BFM interface GPOE mon bfm from
uvm config db. Have you set() it?")
// if (!uvm config db #(virtual gpio driver bfm) ::get(this, "",
"GPOE_drv_bfm", m_GPOE_agent_cfg.drv_bfm))
// `uvm_fatal("VIF CONFIG", "Cannot get() BFM interface SPI_drv_bfm
from uvm config db. Have you set() it?")
m GPOE agent cfg.active = UVM PASSIVE;
// Only monitors
m gpio env cfg.m GPOE agent cfg = m GPOE agent cfg;
// GPI agent - active (default)
m GPI agent cfg = gpio agent config::type id::create("m GPI agent cfg");
if (!uvm config db #(virtual gpio monitor bfm)::get(this, "", "GPI mon bfm",
m GPI agent cfg.mon bfm))
  `uvm fatal("VIF CONFIG", "Cannot get() BFM interface GPI mon bfm from
uvm config db. Have you set() it?")
if (!uvm config db #(virtual gpio driver bfm) ::get(this, "", "GPI drv bfm",
m GPI agent cfg.drv bfm))
  `uvm fatal("VIF CONFIG", "Cannot get() BFM interface SPI drv bfm from
uvm config db. Have you set() it?")
m gpio env cfg.m GPI agent cfg = m GPI agent cfg;
// GPIO Aux agent not present
m gpio env cfg.has AUX agent = 0;
m gpio env cfg.has functional coverage = 1;
m gpio env cfg.has out scoreboard = 1;
m gpio env cfq.has in scoreboard = 1;
m env cfg.m gpio env cfg = m gpio env cfg;
uvm config db #(gpio env config)::set(this, "*", "gpio env config", m gpio env cfg);
```

```
// AHB Agent
m ahb agent cfg = ahb agent config::type id::create("m ahb agent cfg");
if (!uvm config db #(virtual ahb monitor bfm)::get(this, "", "AHB mon bfm",
m ahb agent cfg.mon bfm))
 `uvm fatal("VIF CONFIG", "Cannot get() BFM interface AHB mon bfm from
uvm config db. Have you set() it?")
if (!uvm config db #(virtual ahb driver bfm) ::get(this, "", "AHB drv bfm",
m ahb agent cfg.drv bfm))
 `uvm fatal("VIF CONFIG", "Cannot get() BFM interface AHB drv bfm from
uvm config db. Have you set() it?")
m env cfg.m ahb agent cfg = m ahb agent cfg;
// Add in interrupt line
ICPIT = intr util::type id::create("ICPIT");
if (!uvm config db #(virtual intr bfm)::get(this, "", "ICPIT bfm", temp intr bfm))
  `uvm fatal("VIF CONFIG", "Cannot get() interface ICPIT bfm from uvm config db.
Have you set() it?")
ICPIT.set bfm(temp intr bfm);
m env cfg.ICPIT = ICPIT;
m spi env cfg.INTR = ICPIT;
uvm config db #(pss env config)::set(this, "*", "pss env config", m env cfg);
m env = pss env::type id::create("m env", this);
endfunction: build phase
// Convenience function to configure the apb agent
// This can be overloaded by extensions to this base class
function void pss test base::configure apb agent(apb agent config cfg, int index,
logic[31:0] start address, logic[31:0] range);
   cfg.active = UVM PASSIVE;
   cfq.has functional coverage = 0;
   cfg.has scoreboard = 0;
   cfg.no select lines = 1;
   cfg.apb index = index;
   cfg.start_address[0] = start_address;
   cfg.range[0] = range;
endfunction: configure apb agent
task pss test base::run phase( uvm phase phase );
endtask: run phase
```

Again, a test case that extends this base class would populate its run method to define a virtual sequence that would be run on the virtual sequencer in the env. If there is non-default configuration to be done, then this could be done bypopulating or overloading the build method or any of the configuration methods.

```
// Class Description:
class pss_spi_polling test extends pss test base;
 // UVM Factory Registration Macro
 `uvm component utils(pss spi polling test)
 // Methods
 // Standard UVM Methods:
 extern function new(string name = "pss_spi_polling_test", uvm_component parent = null);
 extern function void build phase(uvm phase phase);
 extern task run phase (uvm phase phase);
endclass: pss spi polling test
function pss spi polling test::new(string name = "pss spi polling test",
uvm component parent = null);
  super.new(name, parent);
endfunction
// Build the env, create the env configuration
// including any sub configurations and assigning virtural interfaces
function void pss spi polling test::build phase(uvm phase phase);
  super.build phase(phase);
endfunction: build phase
task pss spi polling test::run phase(uvm phase phase);
  config_polling_test t_seq = config_polling_test::type id::create("t seq");
  t_seq.m_cfg = m_spi_env_cfg;
  t seq.spi = m env.m spi env.m spi agent.m sequencer;
  phase.raise_objection(this, "Starting PSS SPI polling test");
  repeat(10) begin
    t seq.start(null);
  end
  phase.drop objection(this, "Finishing PSS SPI polling test");
  endtask: run_phase
```

The PSS env

The PSS env build process retrieves the configuration object and constructs the various sub-envs, after testing the various has_<sub-component> fields in order to determine whether the env is required by the test case. If the sub-env is to be present, the sub-envs configuration object is set in the PSS envs configuration table. The connect method is used to make connections between TLM ports and exports between monitors and analysis components such as scoreboards.

```
// Class Description:
class pss env extends uvm env;
  // UVM Factory Registration Macro
   `uvm component utils(pss env)
  // Data Members
  pss env config m cfg;
  // Sub Components
  spi_env m_spi_env; gpio_env
  m_gpio_env; ahb_agent
  m ahb agent;
  // Register layer adapter
  reg2ahb adapter m reg2ahb;
  // Register predictor
  uvm reg predictor#(ahb seq item) m ahb2reg predictor;
  // Methods
  // Standard UVM Methods:
  extern function new(string name = "pss_env", uvm_component parent = null);
  // Only required if you have sub-components
  extern function void build_phase(uvm_phase phase);
  // Only required if you have sub-components which are connected
  extern function void connect_phase(uvm_phase phase);
endclass: pss_env
```

```
function pss env::new(string name = "pss env", uvm component parent = null);
  super.new(name, parent);
endfunction
// Only required if you have sub-components
function void pss env::build phase(uvm phase phase);
  if (!uvm config db #(pss env config)::get(this, "", "pss env config", m cfg) )
    'uvm fatal("CONFIG LOAD", "Cannot get() configuration pss env config from
  uvm config db. Have you set() it?")
  uvm confiq db #(spi env confiq)::set(this, "m spi env*", "spi env confiq",
  m_cfg.m_spi_env_cfg); m_spi_env = spi_env::type_id::create("m_spi_env", this);
 uvm config db #(gpio env config)::set(this, "m gpio env*", "gpio env config",
  m cfg.m gpio env cfg); m gpio env = gpio env::type id::create("m gpio env",
  this);
  uvm config db #(ahb agent config)::set(this, "m ahb agent*", "ahb agent config",
  m cfg.m ahb agent cfg); m ahb agent = ahb agent::type id::create("m ahb agent",
  this);
  // Build the register model predictor
  m ahb2reg predictor = uvm reg predictor#(ahb seq item)::type id::create
  ("m ahb2reg predictor", this); m reg2ahb =
  reg2ahb adapter::type id::create("m reg2ahb");
endfunction: build phase
// Only required if you have sub-components which are connected
function void pss env::connect phase(uvm phase phase);
  // Only set up register sequencer layering if the pss rb is the top block
  // If it isn't, then the top level environment will set up the correct sequencer
  // and predictor
  if(m_cfg.pss_rb.get_parent() == null) begin
    if(m cfg.m ahb agent cfg.active == UVM ACTIVE) begin
      m cfg.pss rb.pss map.set sequencer(m ahb agent.m sequencer, m reg2ahb);
    end
```

```
//
// Register prediction part:
//
// Replacing implicit register model prediction with explicit prediction
// based on APB bus activity observed by the APB agent monitor
// Set the predictor map:
m_ahb2reg_predictor.map = m_cfg.pss_rb.pss_map;
// Set the predictor adapter:
m_ahb2reg_predictor.adapter = m_reg2ahb;
// Disable the register models auto-prediction
m_cfg.pss_rb.pss_map.set_auto_predict(0);
// Connect the predictor to the bus agent monitor analysis port
m_ahb_agent.ap.connect(m_ahb2reg_predictor.bus_in);
end
endfunction: connect_phase
```

The rest of the testbench hierarchy

The build process continues top-down with the sub-envs being conditionally constructed as illustrated in the block level testbench example and the agents contained within the sub-envs being built as described in the agent example.

Further levels of integration

Vertical reuse for further levels of integration can be achieved by extending the process described for the PSS example. Each level of integration adds another layer, so for instance a level 2 integration environment would contain two or more level 1 envs and the level 2 env configuration object would contain nested handles for the level 1 env configuration objects. Obviously, at the test level of the hierarchy the amount of code increases for each round of vertical reuse, but further down the hierarchy, the configuration and build process has already been implemented in the previous generation of vertical layering.