

Virtex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics

DS893 (v1.11) October 30, 2018

Product Specification

Summary

The Xilinx® Virtex® UltraScale™ FPGAs are available in -3, -2, -1 speed grades, with -3 having the highest performance.

DC and AC characteristics are specified in commercial, extended, and industrial temperature ranges. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices are available in each temperature range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

This data sheet, part of an overall set of documentation on the UltraScale architecture-based devices, is available on the Xilinx website at www.xilinx.com/ultrascale.

DC Characteristics

Table 1: Absolute Maximum Ratings (1)

Symbol	Description	Min	Max	Units
FPGA Logic				
V _{CCINT}	Internal supply voltage.	-0.500	1.100	V
V _{CCINT_IO} ⁽²⁾	Internal supply voltage for the I/O banks.	-0.500	1.100	V
V _{CCAUX}	Auxiliary supply voltage.	-0.500	2.000	V
V _{CCBRAM}	Supply voltage for the block RAM memories.	-0.500	1.100	V
V	Output drivers supply voltage for HR I/O banks.	-0.500	3.400	V
V _{CCO}	Output drivers supply voltage for HP I/O banks.	-0.500	2.000	V
V _{CCAUX_IO} (3)	Auxiliary supply voltage for the I/O banks.	-0.500	2.000	V
V _{REF}	Input reference voltage.	-0.500	2.000	V
	I/O input voltage for HR I/O banks.	-0.400	$V_{CCO} + 0.550$	V
V _{IN} ⁽⁴⁾⁽⁵⁾⁽⁶⁾	I/O input voltage for HP I/O banks.	-0.550	1.100 2.000 1.100 3.400 2.000 2.000 2.000 V _{CCO} + 0.550 V _{CCO} + 0.550 2.625 2.000 20	V
TIN	I/O input voltage (when $V_{CCO} = 3.3V$) for V_{REF} and differential I/O standards except TMDS_33 ⁽⁷⁾ .	-0.400	2.625	V
V _{BATT}	Key memory battery backup supply.	-0.500	2.000	V
I _{DC}	Available output current at the pad.	-20	20	mA
I _{RMS}	Available RMS output current at the pad.	-20	20	mA

[©] Copyright 2014–2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.





Table 1: Absolute Maximum Ratings(1) (Cont'd)

Symbol	Description	Min	Max	Units
GTH or GTY T	ransceiver			
V _{MGTAVCC}	Analog supply voltage for the GTH or GTY transmitter and receiver circuits.	-0.500	1.100	V
V _{MGTAVTT}	Analog supply voltage for the GTH or GTY transmitter and receiver termination circuits.	-0.500	1.320	V
V _{MGTVCCAUX}	Auxiliary analog Quad PLL (QPLL) voltage supply for the GTH or GTY transceivers.	-0.500	1.935	V
V _{MGTREFCLK}	GTH or GTY transceiver reference clock absolute input voltage.	-0.500	1.320	V
V _{MGTAVTTRCAL}	Analog supply voltage for the resistor calibration circuit of the GTH or GTY transceiver column.	-0.500	1.320	V
V _{IN}	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage.	-0.500	1.260	V
I _{DCIN-FLOAT}	DC input current for receiver input pins DC coupled RX termination = floating.	-	0(8)	mA
I _{DCIN-MGTAVTT}	DC input current for receiver input pins DC coupled RX termination = V_{MGTAVTT} .	-	10	mA
I _{DCIN-GND}	DC input current for receiver input pins DC coupled RX termination = GND.	_	10	mA
I _{DCIN-PROG}	DC input current for receiver input pins DC coupled RX termination = Programmable.	-	N/A ⁽⁸⁾	mA
I _{DCOUT-FLOAT}	DC output current for transmitter pins DC coupled RX termination = floating.	_	0(8)	mA
I _{DCOUT-MGTAVTT}	DC output current for transmitter pins DC coupled RX termination = V _{MGTAVTT} .	-	6	mA
System Monit	or		1	"
V _{CCADC}	System Monitor supply relative to GNDADC.	-0.500	2.000	V
V_{REFP}	System Monitor reference input relative to GNDADC.	-0.500	2.000	V
Temperature				
T _{STG}	Storage temperature (ambient).	-65	150	°C
T _{SOL}	Maximum soldering temperature ⁽⁹⁾ .	_	260	°C
Тј	Maximum junction temperature ⁽⁹⁾ .		125	°C

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- 2. V_{CCINT IO} must be connected to V_{CCINT}.
- 3. V_{CCAUX_IO} must be connected to V_{CCAUX} .
- 4. The lower absolute voltage specification always applies.
- 5. For I/O operation, see the UltraScale Architecture SelectIO Resources User Guide (UG571).
- 6. The maximum limit applied to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4 and Table 5.
- 7. See Table 12 for TMDS_33 specifications.
- 8. For more information on supported GTH or GTY transceiver terminations see the *UltraScale Architecture GTH Transceiver User Guide* (UG576) or the *UltraScale Architecture GTY Transceiver User Guide* (UG578)
- 9. For soldering guidelines and thermal considerations, see the *UltraScale and UltraScale+ FPGAs Packaging and Pinout Specifications* (UG575).





Table 2: Recommended Operating Conditions (1)(2)

Symbol	Description	Min	Тур	Max	Units
FPGA Logic		l			
M	Internal supply voltage for 0.95V devices.	0.922	0.950	0.979	V
V _{CCINT}	Internal supply voltage for 1.0V devices.	0.970	1.000	1.030	V
V (3)	Supply voltage for the 0.95V device I/O banks.	0.922	0.950	0.979	V
V _{CCINT_IO} (3)	Supply voltage for the 1.0V device I/O banks.	0.970	1.000	1.030	V
M	Block RAM supply voltage for 0.95V devices.	0.922	0.950	0.979	V
V _{CCBRAM}	Block RAM supply voltage for 1.0V devices.	0.970	1.000	1.030	V
V _{CCAUX}	Auxiliary supply voltage.	1.746	1.800	1.854	V
	Supply voltage for HR I/O banks.	1.140	1	3.400	V
V _{CCO} ⁽⁴⁾⁽⁵⁾	Supply voltage for HP I/O banks.	0.950	1	1.890	V
V _{CCAUX_IO} ⁽⁶⁾	Auxiliary I/O supply voltage.	1.746	1.800	1.854	V
-	I/O input voltage.	-0.200	_	V _{CCO} + 0.200	V
V _{IN} ⁽⁷⁾	I/O input voltage (when $V_{CCO} = 3.3V$) for V_{REF} and differential I/O standards except TMDS_33(8).	_	0.400	2.625	V
I _{IN} ⁽⁹⁾	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	_	_	10.000	mA
V _{BATT} ⁽¹⁰⁾	Battery voltage.	1.000	_	1.890	V
GTH or GTY Tr	ansceiver				
	Analog supply voltage for the GTH transceiver.	0.970	1.000	1.030	V
V _{MGTAVCC} ⁽¹¹⁾	Analog supply voltage for the GTY transceiver operating at line rates ≤28.21 Gb/s.	0.970	1.000	1.030	V
	Analog supply voltage for the GTY transceiver operating at line rates >28.21 Gb/s.	1.000	1.030	1.060	V
	Analog supply voltage for the GTH transmitter and receiver termination circuits.	1.170	1.200	1.230	V
V _{MGTAVTT} ⁽¹¹⁾	Analog supply voltage for GTY receiver and transmitter termination circuits with the transceiver operating at line rates ≤28.21 Gb/s.	1.170	1.200	1.230	V
	Analog supply voltage for GTY receiver and transmitter termination circuits with the transceiver operating at line rates >28.21 Gb/s.	1.200	1.230	1.260	V
V _{MGTVCCAUX} (11)	Auxiliary analog QPLL voltage supply for the transceivers	1.750	1.800	1.850	V
	Analog supply voltage for the resistor calibration circuit of the GTH transceiver column.	1.170	1.200	1.230	V
V _{MGTAVTTRCAL} ⁽¹¹⁾	Analog supply voltage for the resistor calibration circuit of the GTY transceiver column operating at line rates ≤28.21 Gb/s.	1.170	1.200	1.230	V
	Analog supply voltage for the resistor calibration circuit of the GTY transceiver column operating at line rates >28.21 Gb/s.	1.200	1.230	1.260	V



Table 2: Recommended Operating Conditions (1)(2) (Cont'd)

Symbol	Description		Тур	Max	Units
SYSMON					
V _{CCADC}	SYSMON supply relative to GNDADC.	1.746	1.800	1.854	V
V _{REFP}	Externally supplied reference voltage.	1.200	1.250	1.300	V
Temperature		•			
	Junction temperature operating range for commercial (C) temperature devices.	0	_	85	°C
Тј	Junction temperature operating range for extended (E) temperature devices.	0	_	100	°C
	Junction temperature operating range for industrial (I) temperature devices.	-40	_	100	°C

- 1. All voltages are relative to ground.
- 2. For the design of the power distribution system consult *UltraScale Architecture PCB Design Guide* (UG583).
- 3. V_{CCINT IO} must be connected to V_{CCINT}.
- For V_{CCO_0}, the minimum recommended operating voltage for power on and during configuration is 1.425V. After configuration, data is retained even if V_{CCO} drops to 0V.
- 5. Includes V_{CCO} of 1.0V (HP I/O only), 1.2V, 1.35V, 1.5V, 1.8V, 2.5V (HR I/O only) at $\pm 5\%$, and 3.3V (HR I/O only) at $\pm 3/-5\%$.
- 6. V_{CCAUX_IO} must be connected to V_{CCAUX} .
- 7. The lower absolute voltage specification always applies.
- 8. See Table 12 for TMDS_33 specifications.
- 9. A total of 200 mA per 52-pin bank should not be exceeded.
- 10. V_{BATT} is required only when using bitstream encryption. If battery is not used, connect V_{BATT} to either ground or V_{CCAUX}.
- 11. Each voltage listed requires filtering as described in *UltraScale Architecture GTH Transceiver User Guide* (<u>UG576</u>) or *UltraScale Architecture GTY Transceiver User Guide* (<u>UG578</u>).



Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ ⁽¹⁾	Max	Units
V _{DRINT}	Data retention V_{CCINT} voltage (below which configuration data might be lost).	0.82	-	_	V
V _{DRAUX}	Data retention V_{CCAUX} voltage (below which configuration data might be lost).	1.50	_	_	V
I _{REF}	V _{REF} leakage current per pin.	_	_	15	μA
IL	Input or output leakage current per pin (sample-tested).	_	-	15 ⁽²⁾	μA
C (3)	Die input capacitance at the pad (HP I/O).	_	_	3.75	рF
C _{IN} (3)	Die input capacitance at the pad (HR I/O).	_	_	7.00	рF
	Pad pull-up (when selected) at $V_{IN} = 0V$, $V_{CCO} = 3.3V$.	75	_	175	μA
	Pad pull-up (when selected) at $V_{IN} = 0V$, $V_{CCO} = 2.5V$.	50	_	169	μA
I _{RPU}	Pad pull-up (when selected) at $V_{IN} = 0V$, $V_{CCO} = 1.8V$.	60	_	678	μA
	Pad pull-up (when selected) at $V_{IN} = 0V$, $V_{CCO} = 1.5V$.	30	-	450	μΑ
	Pad pull-up (when selected) at $V_{IN} = 0V$, $V_{CCO} = 1.2V$.	10	_	262	μΑ
1	Pad pull-down (when selected) at V _{IN} = 3.3V.	60	_	190	μΑ
I _{RPD}	Pad pull-down (when selected) at V _{IN} = 1.8V.	29	_	685	μΑ
I _{CCADC}	Analog supply current, per SYSMON instance, in the powered up state.		-	19.2	mA
I _{BATT} ⁽⁴⁾	Battery supply current.	_	_	150	nA
Calibrated prog	grammable on-die termination (DCI) in HP I/O banks ⁽⁶⁾ (measu	red per JED	EC specific	cation).	
	The venin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_40.	-10% ⁽⁵⁾	40	+10%(5)	Ω
	The venin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_48.	-10% ⁽⁵⁾	48	+10% ⁽⁵⁾	Ω
	The venin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_60.	-10% ⁽⁵⁾	60	+10%(5)	Ω
R ⁽⁷⁾	Programmable input termination to V_{CCO} where ODT = RTT_40.	-10% ⁽⁵⁾	40	+10%(5)	Ω
K(')	Programmable input termination to V_{CCO} where ODT = RTT_48.	-10% ⁽⁵⁾	48	+10% ⁽⁵⁾	Ω
	Programmable input termination to V_{CCO} where ODT = RTT_60.	-10% ⁽⁵⁾	60	+10%(5)	Ω
	Programmable input termination to V_{CCO} where ODT = RTT_120.	-10% ⁽⁵⁾	120	+10%(5)	Ω
	Programmable input termination to V_{CCO} where ODT = RTT_240.	-10% ⁽⁵⁾	240	+10% ⁽⁵⁾	Ω



Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Min	Typ ⁽¹⁾	Max	Units
Uncalibrated pr	ogrammable on-die termination in HP I/Os banks (measured p	er JEDEC sp	pecification)	
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_40.	-50%	40	+50%	Ω
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_48.	-50%	48	+50%	Ω
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_60.	-50%	60	+50%	Ω
R ⁽⁷⁾	Programmable input termination to V_{CCO} where ODT = RTT_40.	-50%	40	+50%	Ω
K.	Programmable input termination to V_{CCO} where ODT = RTT_48.	-50%	48	+50%	Ω
	Programmable input termination to V_{CCO} where ODT = RTT_60.	-50%	60	+50%	Ω
	Programmable input termination to V_{CCO} where ODT = RTT_120.	-50%	120	+50%	Ω
	Programmable input termination to V_{CCO} where ODT = RTT_240.	-50%	240	+50%	Ω
Uncalibrated pr	ogrammable on-die termination in HR I/O banks (measured pe	er JEDEC sp	ecification)		
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_40.	-50%	40	+50%	Ω
R ⁽⁷⁾	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_48.	-50%	48	+50%	Ω
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ where ODT = RTT_60.	-50%	60	+50%	Ω
Internal V	50% V _{CCO}	V _{CCO} x 0.49	V _{CCO} x 0.50	V _{CCO} x 0.51	V
Internal V _{REF}	70% V _{CCO}	V _{CCO} x 0.69	V _{CCO} x 0.70	V _{CCO} x 0.71	V
Differential termination	Programmable differential termination (TERM_100).	_	100	_	Ω
n	Temperature diode ideality factor.	_	1.002	_	-
r	Temperature diode series resistance.		2	_	Ω

- 1. Typical values are specified at nominal voltage, 25°C.
- 2. For HP I/O banks with a V_{CCO} of 1.8V and separated V_{CCO} and V_{CCAUX_IO} power supplies, the I_L maximum current is 70 μ A.
- 3. This measurement represents the die capacitance at the pad, not including the package.
- 4. Maximum value specified for worst case process at 25°C.
- 5. If VRP resides at a different bank (DCI cascade), the range increases to $\pm 15\%$.
- 6. VRP resistor tolerance is $(240\Omega \pm 1\%)$.
- 7. On-die input termination resistance, for more information see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).



Table 4: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for HR I/O Banks⁽¹⁾⁽²⁾

AC Voltage Overshoot	% of UI at -40°C to 100°C	AC Voltage Undershoot	% of UI at -40°C to 100°C
V _{CCO} + 0.30	100%	-0.30	100%
V _{CCO} + 0.35	100%	-0.35	70.00%
V _{CCO} + 0.40	100%	-0.40	27.00%
V _{CCO} + 0.45	100%	-0.45	10.00%
V _{CCO} + 0.50	85.00%	-0.50	5.00%
V _{CCO} + 0.55	70.00%	-0.55	2.10%
V _{CCO} + 0.60	46.60%	-0.60	1.50%
V _{CCO} + 0.65	21.20%	-0.65	1.10%
V _{CCO} + 0.70	9.75%	-0.70	0.60%
V _{CCO} + 0.75	4.55%	-0.75	0.45%
V _{CCO} + 0.80	2.15%	-0.80	0.20%
V _{CCO} + 0.85	1.00%	-0.85	0.10%
V _{CCO} + 0.90	0.50%	-0.90	0.05%

- 1. A total of 200 mA per bank should not be exceeded.
- 2. For UI smaller than 20 μ s.

Table 5: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks⁽¹⁾⁽²⁾

AC Voltage Overshoot	% of UI at -40°C to 100°C	AC Voltage Undershoot	% of UI at -40°C to 100°C
V _{CCO} + 0.05	100%	-0.05	100%
V _{CCO} + 0.10	100%	-0.10	100%
V _{CCO} + 0.15	100%	-0.15	100%
V _{CCO} + 0.20	100%	-0.20	100%
V _{CCO} + 0.25	100%	-0.25	100%
V _{CCO} + 0.30	100%	-0.30	100%
V _{CCO} + 0.35	92.00%	-0.35	92.00%
V _{CCO} + 0.40	70.00%	-0.40	40.00%
V _{CCO} + 0.45	30.00%	-0.45	15.00%
V _{CCO} + 0.50	15.00%	-0.50	10.00%
V _{CCO} + 0.55	10.00%	-0.55	4.00%
V _{CCO} + 0.60	8.00%	-0.60	0.00%
V _{CCO} + 0.65	6.00%	-0.65	0.00%
V _{CCO} + 0.70	4.00%	-0.70	0.00%
V _{CCO} + 0.75	2.00%	-0.75	0.00%
V _{CCO} + 0.80	2.00%	-0.80	0.00%
V _{CCO} + 0.85	2.00%	-0.85	0.00%

- 1. A total of 200 mA per bank should not be exceeded.
- 2. For UI smaller than 20 μs .



Table 6: Typical Quiescent Supply Current(1)(2)(3)

	Description		Speed Grade and V _{CCINT} Operating Voltages				
Symbol		Device	1.0V		0.95V		Units
			-3	-1H	-2	-1	
		XCVU065	1581	1437	1437	1437	mA
		XCVU080	2309	2100	2100	2100	mA
		XCVU095	2309	2100	2100	2100	mA
I _{CCINTQ}	Quiescent V _{CCINT} supply current.	XCVU125	3161	2875	2875	2875	mA
		XCVU160	4742	4312	4312	4312	mA
		XCVU190	4742	4312	4312	4312	mA
		XCVU440	7988	N/A	7264	7264	mA
		XCVU065	100	89	89	95V -1 1437 2100 2100 2875 4312 4312	mA
		XCVU080	161	143	143	143	mA
		XCVU095	161	143	143	143	mA
I _{CCINT_IOQ}	Quiescent current for V _{CCINT IO} supply.	XCVU125	200	178	178	178	mA
	3313	XCVU160	299	266	266	266	mA
		XCVU190	299	266	266	266	mA
		XCVU440	299	N/A	266	266	mA
	Quiescent V _{CCO} supply current.	XCVU065	1	1	1	1	mA
		XCVU080	1	1	1	1	mA
		XCVU095	1	1	1	1	mA
I _{CCOQ}		XCVU125	1	1	1	1	mA
		XCVU160	1	1	1	1	mA
		XCVU190	1	1	1	1	mA
		XCVU440	1	N/A	1	1	mA
		XCVU065	187	187	187	187	mA
		XCVU080	273	273	273	273	mA
		XCVU095	273	273	273	273	mA
I _{CCAUXQ}	Quiescent V _{CCAUX} supply current.	XCVU125	373	373	373	373	mA
		XCVU160	560	560	560	560	mA
		XCVU190	560	560	560	560	mA
		XCVU440	1009	N/A	1009	1009	mA
		XCVU065	74	74	74	74	mA
		XCVU080	124	124	124	124	mA
		XCVU095	124	124	124	124	mA
I _{CCAUX_IOQ}	Quiescent V _{CCAUX_IO} supply current.	XCVU125	148	148	148	148	mA
		XCVU160	223	223	223	223	mA
		XCVU190	223	223	223	223	mA
		XCVU440	223	N/A	223	223	mA



Table 6: Typical Quiescent Supply Current(1)(2)(3) (Cont'd)

			Speed Grade and V _{CCINT} Operating Voltages				
Symbol	Description	Device	1.	ov	0.9	95 V	Units
			-3	-1H	-2	-1	
		XCVU065	89	81	81	81	mA
		XCVU080	122	111	111	111	mA
		XCVU095	122	111	111	111	mA
I _{CCBRAMQ}	Quiescent V _{CCBRAM} supply current.	XCVU125	178	162	162	162	mA
		XCVU160	267	243	243	243	mA
		XCVU190	267	243	243	243	mA
		XCVU440	178	N/A	162	162	mA

- 1. Typical values are specified at nominal voltage, 85° C junction temperatures (T_{j}) with single-ended SelectIOTM resources.
- 2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
- 3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at www.xilinx.com/power) to estimate static power consumption for conditions other than those specified.



Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V_{CCINT}/V_{CCINT_IO} , V_{CCBRAM} , V_{CCAUX_IO} , and V_{CCO} to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCINT}/V_{CCINT_IO} and V_{CCBRAM} have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. V_{CCINT_IO} must be connected to V_{CCINT} . If V_{CCAUX}/V_{CCAUX_IO} and V_{CCO} have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. V_{CCAUX} and V_{CCAUX_IO} must be connected together. When the current minimums are met, the device powers on after the V_{CCINT}/V_{CCINT_IO} , V_{CCBRAM} , V_{CCAUX}/V_{CCAUX_IO} , and V_{CCO_0} supplies have all passed through their power-on reset threshold voltages. The device must not be configured until after V_{CCINT} is applied.

V_{CCADC} and V_{REF} can be powered at any time and have no power-up sequencing recommendations.

The recommended power-on sequence to achieve minimum current draw for the GTH or GTY transceivers is V_{CCINT} , $V_{MGTAVCC}$, $V_{MGTAVCC}$, $V_{MGTAVCC}$, V_{CCINT} , $V_{MGTAVTT}$. There is no recommended sequencing for $V_{MGTVCCAUX}$. Both $V_{MGTAVCC}$ and V_{CCINT} can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw. If these recommended sequences are not met, current drawn from $V_{MGTAVTT}$ can be higher than specifications during power-up and power-down.



Table 7 shows the minimum current, in addition to I_{CCQ} , that are required by Virtex UltraScale FPGAs for proper power-on and configuration. If the current minimums shown in Table 6 and Table 7 are met, the device powers on after all four supplies have passed through their power-on reset threshold voltages. The device must not be configured until after V_{CCINT} is applied. Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 7: Power-on Current by Device

Device	I _{CCINTMIN} + I _{CCINT_IOMIN}	I _{cco}	I _{CCAUXMIN} + I _{CCAUX_IOMIN}	ICCBRAMMIN	Units
XCVU065	I _{CCINTQ} + I _{CCINT_IOQ} + 2199	I _{CCO_OQ} + 40	I _{CCAUXQ} + I _{CCAUX_IOQ} + 267	I _{CCBRAMQ} + 100	mA
XCVU080	$I_{CCINTQ} + I_{CCINT_IOQ} + 3300$	I _{CCO_OQ} + 40	I _{CCAUXQ} + I _{CCAUX_IOQ} + 400	I _{CCBRAMQ} + 150	mA
XCVU095	$I_{CCINTQ} + I_{CCINT_IOQ} + 3300$	I _{CCO_OQ} + 40	I _{CCAUXQ} + I _{CCAUX_IOQ} + 400	I _{CCBRAMQ} + 150	mA
XCVU125	$I_{CCINTQ} + I_{CCINT_IOQ} + 4397$	I _{CCO_OQ} + 54	I _{CCAUXQ} + I _{CCAUX_IOQ} + 533	I _{CCBRAMQ} + 200	mA
XCVU160	$I_{CCINTQ} + I_{CCINT_IOQ} + 6595$	I _{CCO_0Q} + 80	I _{CCAUXQ} + I _{CCAUX_IOQ} + 800	I _{CCBRAMQ} + 300	mA
XCVU190	$I_{CCINTQ} + I_{CCINT_IOQ} + 6595$	I _{CCO_0Q} + 80	I _{CCAUXQ} + I _{CCAUX_IOQ} + 800	I _{CCBRAMQ} + 300	mA
XCVU440	I _{CCINTQ} + I _{CCINT_IOQ} + 15549	I _{CCO_0Q} + 189	I _{CCAUXQ} + I _{CCAUX_IOQ} + 1885	I _{CCBRAMQ} + 707	mA

Table 8 shows the power supply ramp time.

Table 8: Power Supply Ramp Time

Symbol	Description	Min	Max	Units
T _{VCCINT}	Ramp time from GND to 95% of V _{CCINT} .	0.2	40	ms
T _{VCCINT_IO}	Ramp time from GND to 95% of V _{CCINT_IO} .	0.2	40	ms
T _{VCCO}	Ramp time from GND to 95% of V _{CCO} .	0.2	40	ms
T _{VCCAUX}	Ramp time from GND to 95% of V _{CCAUX} .	0.2	40	ms
T _{VCCBRAM}	Ramp time from GND to 95% of V _{CCBRAM} .	0.2	40	ms
T _{MGTAVCC}	Ramp time from GND to 95% of V _{MGTAVCC} .	0.2	40	ms
T _{MGTAVTT}	Ramp time from GND to 95% of V _{MGTAVTT} .	0.2	40	ms
T _{MGTVCCAUX}	Ramp time from GND to 95% of V _{MGTVCCAUX} .	0.2	40	ms



DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Table 9: SelectIO DC Input and Output Levels For HR I/O Banks(1)(2)

1/0		V _{IL}	V	IH	V _{OL}	V _{OH}	I _{OL}	I _{OH}
Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	$V_{CCO} + 0.300$	0.400	V _{CCO} - 0.400	8.0	-8.0
HSTL_I_18	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	8.0	-8.0
HSTL_II	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	16.0	-16.0
HSTL_II_18	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	16.0	-16.0
HSUL_12	-0.300	V _{REF} - 0.130	V _{REF} + 0.130	V _{CCO} + 0.300	20% V _{CCO}	80% V _{CCO}	0.1	-0.1
LVCMOS12	-0.300	35% V _{CCO}	65% V _{CCO}	$V_{CCO} + 0.300$	0.400	V _{CCO} - 0.400	Note 3	Note 3
LVCMOS15	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	0.450	V _{CCO} - 0.450	Note 4	Note 4
LVCMOS18	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	0.450	V _{CCO} - 0.450	Note 4	Note 4
LVCMOS25	-0.300	0.700	1.700	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVCMOS33	-0.300	0.800	2.000	3.400	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVTTL	-0.300	0.800	2.000	3.400	0.400	2.400	Note 4	Note 4
SSTL12	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	V _{CCO} /2 – 0.150	$V_{CCO}/2 + 0.150$	14.25	-14.25
SSTL135	-0.300	V _{REF} – 0.090	V _{REF} + 0.090	V _{CCO} + 0.300	V _{CCO} /2 – 0.150	$V_{CCO}/2 + 0.150$	13.0	-13.0
SSTL135_R	-0.300	V _{REF} - 0.090	V _{REF} + 0.090	V _{CCO} + 0.300	V _{CCO} /2 – 0.150	V _{CCO} /2 + 0.150	8.9	-8.9
SSTL15	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	V _{CCO} /2 – 0.175	V _{CCO} /2 + 0.175	13.0	-13.0
SSTL15_R	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	V _{CCO} /2 – 0.175	V _{CCO} /2 + 0.175	8.9	-8.9
SSTL18_I	-0.300	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCO} + 0.300	V _{CCO} /2 - 0.470	$V_{CCO}/2 + 0.470$	8.0	-8.0
SSTL18_II	-0.300	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCO} + 0.300	V _{CCO} /2 - 0.600	$V_{CCO}/2 + 0.600$	13.4	-13.4

- 1. Tested according to relevant specifications.
- 2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).
- 3. Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.
- 4. Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.



Table 10: SelectIO DC Input and Output Levels for HP I/O Banks (1)(2)(3)

1/0		V _{IL}	V	IH	V _{OL}	V _{OH}	I _{OL}	I _{OH}
Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	$V_{CCO} + 0.300$	0.400	V _{CCO} - 0.400	5.8	-5.8
HSTL_I_12	-0.300	V _{REF} - 0.080	$V_{REF} + 0.080$	$V_{CCO} + 0.300$	25% V _{CCO}	75% V _{CCO}	4.1	-4.1
HSTL_I_18	-0.300	V _{REF} - 0.100	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	V _{CCO} - 0.400	6.2	-6.2
HSUL_12	-0.300	V _{REF} – 0.130	$V_{REF} + 0.130$	$V_{CCO} + 0.300$	20% V _{CCO}	80% V _{CCO}	0.1	-0.1
LVCMOS12	-0.300	35% V _{CCO}	65% V _{CCO}	$V_{CCO} + 0.300$	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVCMOS15	-0.300	35% V _{CCO}	65% V _{CCO}	$V_{CCO} + 0.300$	0.450	V _{CCO} - 0.450	Note 5	Note 5
LVCMOS18	-0.300	35% V _{CCO}	65% V _{CCO}	$V_{CCO} + 0.300$	0.450	V _{CCO} - 0.450	Note 5	Note 5
LVDCI_15	-0.300	35% V _{CCO}	65% V _{CCO}	$V_{CCO} + 0.300$	0.450	V _{CCO} - 0.450	7.0	-7.0
LVDCI_18	-0.300	35% V _{CCO}	65% V _{CCO}	$V_{CCO} + 0.300$	0.450	V _{CCO} - 0.450	7.0	-7.0
SSTL12	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	$V_{CCO} + 0.300$	V _{CCO} /2 – 0.150	$V_{CCO}/2 + 0.150$	8.0	-8.0
SSTL135	-0.300	V _{REF} - 0.090	V _{REF} + 0.090	$V_{CCO} + 0.300$	V _{CCO} /2 - 0.150	$V_{CCO}/2 + 0.150$	9.0	-9.0
SSTL15	-0.300	V _{REF} – 0.100	V _{REF} + 0.100	$V_{CCO} + 0.300$	V _{CCO} /2 – 0.175	$V_{CCO}/2 + 0.175$	10.0	-10.0
SSTL18_I	-0.300	V _{REF} – 0.125	V _{REF} + 0.125	$V_{CCO} + 0.300$	V _{CCO} /2 - 0.470	$V_{CCO}/2 + 0.470$	7.0	-7.0

- 1. Tested according to relevant specifications.
- 2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (<u>UG571</u>).
- 3. POD10 and POD12 DC input and output levels are shown in Table 11, Table 16, and Table 17.
- 4. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks.
- 5. Supported drive strengths of 2, 4, 6, 8, or 12 mA in HP I/O banks.

Table 11: DC Input Levels for Single-ended POD10 and POD12 I/O Standards (1)(2)

1/0	V	IL	V _{IH}			
Standard	V, Min	V, Max	V, Min	V, Max		
POD10	-0.300	V _{REF} – 0.068	V _{REF} + 0.068	V _{CCO} + 0.300		
POD12	-0.300	V _{REF} – 0.068	V _{REF} + 0.068	V _{CCO} + 0.300		

- 1. Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the UltraScale Architecture SelectIO Resources User Guide (UG571).



Table 12: Differential SelectIO DC Input and Output Levels

1/0	VI	CM (V)	(1)	VI	_{ID} (V)	2)		$V_{OCM}(V)^{(3)}$		V	OD(V)	(4)
Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
BLVDS_25	0.300	1.200	1.425	0.100	_	_	-	1.250	_		Note 5	
MINI_LVDS_25	0.300	1.200	V_{CCAUX}	0.200	0.400	0.600	1.000	1.200	1.485	0.300	0.450	0.600
SUB_LVDS	0.500	0.900	1.300	0.070	_	_	0.700	0.900	1.100	0.100	0.150	0.200
LVPECL	0.300	1.200	1.425	0.100	0.350	0.600	-	_	_	_	_	_
PPDS_25	0.200	0.900	V_{CCAUX}	0.100	0.250	0.400	0.500	0.950	1.400	0.100	0.250	0.400
RSDS_25	0.300	0.900	1.500	0.100	0.350	0.600	1.000	1.200	1.485	0.100	0.350	0.600
SLVS_400_18	0.070	0.200	0.330	0.140	_	0.450	-	_	_	_	_	_
SLVS_400_25	0.070	0.200	0.330	0.140	_	0.450	_	_	_	_	_	_
TMDS_33	2.700	2.965	3.230	0.150	0.675	1.200	V _{CCO} - 0.405	V _{CCO} - 0.300	V _{CCO} – 0.190	0.400	0.600	0.800

- 1. V_{ICM} is the input common mode voltage.
- 2. V_{ID} is the input differential voltage $(Q \overline{Q})$.
- 3. V_{OCM} is the output common mode voltage.
- 4. V_{OD} is the output differential voltage $(Q \overline{Q})$.
- 5. V_{OD} for BLVDS will vary significantly depending on topology and loading.
- 6. LVDS_25 is specified in Table 18.
- 7. LVDS is specified in Table 19.

Table 13: Complementary Differential SelectIO DC Input and Output Levels for HR I/O Banks

I/O Standard	VI	_{CM} (V)	(1)	V _{ID} (V) ⁽²⁾	V _{OL} (V) ⁽³⁾	V _{OH} (V) ⁽⁴⁾	I _{OL}	I _{OH}
170 Standard	Min	Тур	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.300	0.750	1.125	0.100	-	0.400	V _{CCO} - 0.400	8.0	-8.0
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	_	0.400	V _{CCO} - 0.400	8.0	-8.0
DIFF_HSTL_II	0.300	0.750	1.125	0.100	_	0.400	V _{CCO} - 0.400	16.0	-16.0
DIFF_HSTL_II_18	0.300	0.900	1.425	0.100	_	0.400	V _{CCO} - 0.400	16.0	-16.0
DIFF_HSUL_12	0.300	0.600	0.850	0.100	-	20% V _{CCO}	80% V _{CCO}	0.1	-0.1
DIFF_SSTL12	0.300	0.600	0.850	0.100	-	(V _{CCO} /2) – 0.150	$(V_{CCO}/2) + 0.150$	14.25	-14.25
DIFF_SSTL135	0.300	0.675	1.000	0.100	_	(V _{CCO} /2) – 0.150	$(V_{CCO}/2) + 0.150$	13.0	-13.0
DIFF_SSTL135_R	0.300	0.675	1.000	0.100	-	(V _{CCO} /2) - 0.150	$(V_{CCO}/2) + 0.150$	8.9	-8.9
DIFF_SSTL15	0.300	0.750	1.125	0.100	-	(V _{CCO} /2) – 0.175	$(V_{CCO}/2) + 0.175$	13.0	-13.0
DIFF_SSTL15_R	0.300	0.750	1.125	0.100	-	(V _{CCO} /2) – 0.175	(V _{CCO} /2) + 0.175	8.9	-8.9
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	-	(V _{CCO} /2) - 0.470	(V _{CCO} /2) + 0.470	8.0	-8.0
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	_	$(V_{CCO}/2) - 0.600$	$(V_{CCO}/2) + 0.600$	13.4	-13.4

- 1. V_{ICM} is the input common mode voltage.
- 2. V_{ID} is the input differential voltage.
- 3. V_{OL} is the single-ended low-output voltage.
- 4. V_{OH} is the single-ended high-output voltage.



Table 14: Complementary Differential SelectIO DC Input and Output Levels for HP I/O Banks (1)

I/O Standard	V _I	_{CM} (V)	(2)	V _{ID} (V) (3)	V _{OL} (V) ⁽⁴⁾	V _{OH} (V) ⁽⁵⁾	I _{OL}	I _{OH}
170 Standard	Min	Тур	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.680	V _{CCO} /2	$(V_{CCO}/2) + 0.150$	0.100	-	0.400	V _{CCO} – 0.400	5.8	-5.8
DIFF_HSTL_I_12	0.400 x V _{CCO}	V _{CCO} /2	0.600 x V _{CCO}	0.100	_	0.250 x V _{CCO}	0.750 x V _{CCO}	4.1	-4.1
DIFF_HSTL_I_18	(V _{CCO} /2) - 0.175	V _{CCO} /2	$(V_{CCO}/2) + 0.175$	0.100	_	0.400	V _{CCO} - 0.400	6.2	-6.2
DIFF_HSUL_12	(V _{CCO} /2) - 0.120	V _{CCO} /2	$(V_{CCO}/2) + 0.120$	0.100	_	20% V _{CCO}	80% V _{CCO}	0.1	-0.1
DIFF_SSTL12	$(V_{CCO}/2) - 0.150$	V _{CCO} /2	$(V_{CCO}/2) + 0.150$	0.100	_	(V _{CCO} /2) - 0.150	$(V_{CCO}/2) + 0.150$	8.0	-8.0
DIFF_SSTL135	(V _{CCO} /2) - 0.150	V _{CCO} /2	$(V_{CCO}/2) + 0.150$	0.100	_	(V _{CCO} /2) - 0.150	$(V_{CCO}/2) + 0.150$	9.0	-9.0
DIFF_SSTL15	(V _{CCO} /2) – 0.175	V _{CCO} /2	$(V_{CCO}/2) + 0.175$	0.100	_	(V _{CCO} /2) - 0.175	$(V_{CCO}/2) + 0.175$	10.0	-10.0
DIFF_SSTL18_I	(V _{CCO} /2) - 0.175	V _{CCO} /2	$(V_{CCO}/2) + 0.175$	0.100	_	(V _{CCO} /2) - 0.470	$(V_{CCO}/2) + 0.470$	7.0	-7.0

- 1. DIFF_POD10 and DIFF_POD12 HP I/O bank specifications are shown in Table 15, Table 16, and Table 17.
- 2. V_{ICM} is the input common mode voltage.
- 3. V_{ID} is the input differential voltage.
- 4. V_{OL} is the single-ended low-output voltage.
- 5. V_{OH} is the single-ended high-output voltage.

Table 15: DC Input Levels for Differential POD10 and POD12 I/O Standards(1)(2)

I/O Standard		V _{ICM} (V)	V _{ID} (V)		
170 Standard	Min	Тур	Max	Min	Max
DIFF_POD10	0.63	0.70	0.77	0.14	_
DIFF_POD12	0.76	0.84	0.92	0.16	_

Notes:

- 1. Tested according to relevant specifications.
- 2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).

Table 16: DC Output Levels for Single-ended and Differential POD10 and POD12 Standards (1)(2)

Symbol	Description	V _{OUT}	Min	Тур	Max	Units
R _{OL}	Pull-down resistance	V _{OM_DC} (as described in Table 17)	36	40	44	Ω
R _{OH}	Pull-up resistance	V _{OM_DC} (as described in Table 17)	36	40	44	Ω

Notes:

- 1. Tested according to relevant specifications.
- 2. Standards specified using the default I/O standard configuration. For details, see the *UltraScale Architecture SelectIO Resources User Guide* (<u>UG571</u>).

Table 17: Table 16 Definitions for DC Output Levels for POD Standards

Symbol	Description	All Devices	Units
V_{OM_DC}	DC output Mid measurement level (for IV curve linearity).	0.8 x V _{CCO}	V

Product Specification



LVDS DC Specifications (LVDS_25)

The LVDS_25 standard is available in the HR I/O banks. See the *UltraScale Architecture SelectIO Resources User Guide* (UG571) for more information.

Table 18: LVDS_25 DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
V _{CCO}	Supply voltage		2.375	2.500	2.625	V
V _{ODIFF} ⁽¹⁾	Differential output voltage: $(\underline{Q} - \overline{Q})$, $\underline{Q} = \text{High}$ $(\overline{Q} - Q)$, $\overline{Q} = \text{High}$	$R_T = 100\Omega$ across Q and \overline{Q} signals	247	350	600	mV
V _{OCM} ⁽¹⁾	Output common-mode voltage.	$R_T = 100 \Omega$ across Q and \overline{Q} signals	1.000	1.250	1.485	V
V _{IDIFF}	Differential input voltage: $(\underline{Q} - \overline{Q})$, $\underline{Q} = \text{High}$ $(\overline{Q} - \overline{Q})$, $\overline{Q} = \text{High}$			350	600(2)	mV
V _{ICM_DC} (3)	Input common-mode voltage (DC coupling).			1.200	1.500	V
V _{ICM_AC} ⁽⁴⁾	Input common-mode voltage (AC cou	pling).	0.600	_	1.100	V

Notes:

- V_{OCM} and V_{ODIFF} values are for LVDS_PRE_EMPHASIS = FALSE.
- Maximum V_{IDIFF} value is specified for the maximum V_{ICM} specification. With a lower V_{ICM}, a higher V_{DIFF} is tolerated only when the recommended operating conditions and overshoot/undershoot V_{IN} specifications are maintained.
- 3. Input common mode voltage for DC coupled configurations. EQUALIZATION = EQ_NONE (Default).
- 4. External input common mode voltage specification for AC coupled configurations. EQUALIZATION = EQ_LEVEL0, EQ_LEVEL1, EQ_LEVEL2, EQ_LEVEL3, EQ_LEVEL4.

LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks. See the *UltraScale Architecture SelectIO Resources User Guide* (UG571) for more information.

Table 19: LVDS DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
V _{CCO}	Supply voltage		1.710	1.800	1.890	V
V _{ODIFF} ⁽¹⁾	Differential output voltage $(\underline{Q} - \overline{Q})$, $\underline{Q} = \text{High}$ $R_T = 100\Omega$ across Q and \overline{Q} sig $(\overline{Q} - Q)$, $\overline{Q} = \text{High}$		247	350	600	mV
V _{OCM} ⁽¹⁾	Output common-mode voltage.	$R_T = 100 \Omega$ across Q and \overline{Q} signals	1.000	1.250	1.425	V
V _{IDIFF}	Differential input voltage $(Q - \overline{Q})$, $Q = High$ $(\overline{Q} - Q)$, $\overline{Q} = High$			350	600 ⁽²⁾	mV
V _{ICM_DC} (3)	Input common-mode voltage (DC coupling).			1.200	1.425	V
V _{ICM_AC} ⁽⁴⁾	Input common-mode voltage (AC coup	ling).	0.600	-	1.100	V

- 1. V_{OCM} and V_{ODIFF} values are for LVDS_PRE_EMPHASIS = FALSE.
- Maximum V_{IDIFF} value is specified for the maximum V_{ICM} specification. With a lower V_{ICM}, a higher V_{DIFF} is tolerated only when the recommended operating conditions and overshoot/undershoot V_{IN} specifications are maintained.
- 3. Input common mode voltage for DC coupled configurations. EQUALIZATION = EQ_NONE (Default).
- 4. External input common mode voltage specification for AC coupled configurations. EQUALIZATION = EQ_LEVEL0, EQ_LEVEL1, EQ_LEVEL2, EQ_LEVEL3, EQ_LEVEL4.



AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the Vivado® Design Suite as outlined in Table 20.

Table 20: Speed Specification Version By Device

2016.4	Device
1.25	XCVU065, XCVU125, XCVU160, and XCVU190
1.24	XCVU080, XCVU095, and XCVU440

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex UltraScale FPGAs.



Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 21 correlates the current status of the Virtex UltraScale FPGAs on a per speed grade basis.

Table 21: Virtex UltraScale FPGAs Speed Grade Designations

Device	Speed G	rades, Temperatu	re Ranges, and V _{CCINT} Operating Voltages
Device	Advance	Preliminary	Production
XCVU065			-3E (1.0V), -1HE (1.0V) ⁽¹⁾ , -2E/-2I (0.95V), -1I (0.95V), and -1HE (0.95V)
XCVU080			-3E (1.0V), -1HE (1.0V) ⁽¹⁾ , -2E/-2I (0.95V), -1I (0.95V), and -1HE (0.95V)
XCVU095			-3E (1.0V), -1HE (1.0V) ⁽¹⁾ , -2E/-2I (0.95V), -1I (0.95V), and -1HE (0.95V)
XCVU125			-3E (1.0V), -1HE (1.0V) ⁽¹⁾ , -2E/-2I (0.95V), -1I (0.95V), and -1HE (0.95V)
XCVU160			-3E (1.0V), -1HE (1.0V) ⁽¹⁾ , -2E/-2I (0.95V), -1I (0.95V), and -1HE (0.95V)
XCVU190			-3E (1.0V), -1HE (1.0V) ⁽¹⁾ , -2E/-2I (0.95V), -1I (0.95V), and -1HE (0.95V)
XCVU440			-3E (1.0V), -2E/-2I (0.95V), and -1C/-1I (0.95V)

Notes:

1. The higher performance -1HE devices, where $V_{CCINT} = 1.0V$, are listed in the Vivado Design Suite as -1HV.



Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 22 lists the production released Virtex UltraScale FPGAs, speed grade, and the minimum corresponding supported speed specification version and Vivado software revisions. The Vivado software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 22: Virtex UltraScale FPGAs Device Production Software and Speed Specification Release⁽¹⁾

	Speed Grade	es, Temperature	Ranges, and	V _{CCINT} Operat	ing Vol	tages
Device	1.0V			0.95	5 V	
	-3E	-1HE	-2E, -2I	-11	-1C	-1HE
XCVU065	Vivado Tools 2016.1 v1.25	Vivado Tools 2015.4.2 v1.25	Vivado Tools 2	2015.4.1 v1.25	N/A	Vivado Tools 2015.4.2 v1.25
XCVU080	Vivado Tools 2015.3 v1.24	Vivado Tools 2015.4.2 v1.24	Vivado Tools	2015.3 v1.24	N/A	Vivado Tools 2015.4.2 v1.24
XCVU095	Vivado Tools 2015.3 v1.24	Vivado Tools 2015.4.2 v1.24	Vivado Tools	2015.3 v1.24	N/A	Vivado Tools 2015.4.2 v1.24
XCVU125	Vivado Tools 2016.1 v1.25	Vivado Tools 2015.4.2 v1.25	Vivado Tools 2	2015.4.1 v1.25	N/A	Vivado Tools 2015.4.2 v1.25
XCVU160	Vivado Tools 2015.4 v1.25	Vivado Tools 2015.4.2 v1.25	Vivado Tools	2015.4 v1.25	N/A	Vivado Tools 2015.4.2 v1.25
XCVU190	Vivado Tools 2015.4 v1.25 Vivado Tools 2015.4.2 v1.25		Vivado Tools	2015.4 v1.25	N/A	Vivado Tools 2015.4.2 v1.25
XCVU440	Vivado Tools 2016.1 v1.24 N/A		Vivado T	ools 2015.4 v1	24	N/A

^{1.} For designs developed using Vivado tools prior to 2016.4, see the design advisory answer record AR68169: Design Advisory for Kintex UltraScale FPGAs and Virtex UltraScale FPGAs—New minimum production speed specification version (Speed File) required for all designs.



Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex UltraScale FPGAs. These values are subject to the same guidelines as the AC Switching Characteristics, page 17. In each table, the I/O bank type is either high performance (HP) or high range (HR).

Table 23: LVDS Component Mode Performance

	1/0		,			ades a	nd oltages	6		
Description	Bank		1.0	OV			0.9	95 V		Units
_	Type	-	3	-1	Н	-	2	-	1	
		Min	Min	Max	Min	Max	Min	Max	Min	
LVDS TX DDR (OSERDES 4:1, 8:1)	HP	0	1250	0	1250	0	1250	0	1250	Mb/s
LVDS TA DDR (OSERDES 4.1, 6.1)	HR	0	1250	0	1250	0	1250	0	1000	Mb/s
LVDS TX SDR (OSERDES 2:1, 4:1)	HP	0	625	0	625	0	625	0	625	Mb/s
LVD3 TX 3DR (OSERDES 2.1, 4.1)	HR	0	625	0	625	0	625	0	500	Mb/s
LVDS DV DDD (ISEDDES 1.4 1.0)(1)	HP	0	1250	0	1250	0	1250	0	1250	Mb/s
LVDS RX DDR (ISERDES 1:4, 1:8) ⁽¹⁾	HR	0	1250	0	1250	0	1250	0	1000	Mb/s
LVDS RX SDR (ISERDES 1:2, 1:4)(1)	HP	0	625	0	625	0	625	0	625	Mb/s
LVD3 RA 3DR (ISERDES 1.2, 1:4)(1)	HR	0	625	0	625	0	625	0	500	Mb/s

Notes:

Table 24: LVDS Native Mode Performance (1)

	1/0				peed Gr _{IT} Opera					
Description	Bank Type		-3		-1H		-2	/5 v	-1	Units
		Min	Max	Min	Max	Min	Max	Min	Max	
LVDS TX DDR (TX BITSLICE 4:1, 8:1)	HP	300	1600	300	1600	300	1600	300	1400	Mb/s
LVD3 TX DDR (TX_BIT3LICE 4.1, 6.1)	HR	300	1250	300	1250	300	1250	300	1250	Mb/s
LVDS TX SDR (TX_BITSLICE 2:1, 4:1)	HP	150	800	150	800	150	800	150	700	Mb/s
EVD3 TX 3DR (TX_BIT3LICE 2.1, 4.1)	HR	150	625	150	625	150	625	150	625	Mb/s
LVDS RX DDR (RX_BITSLICE 1:4,	HP	300	1600 ⁽³⁾	300	1600 ⁽³⁾	300	1600 ⁽³⁾	300	1400(3)	Mb/s
1:8) ⁽²⁾	HR	300	1250	300	1250	300	1250	300	1250	Mb/s
LVDS RX SDR (RX_BITSLICE 1:2,	HP	150	800	150	800	150	800	150	700	Mb/s
1:4)(2)	HR	150	625	150	625	150	625	150	625	Mb/s

- Native mode is supported through the <u>High</u>-Speed SelectIO Interface Wizard available with the Vivado Design Suite.
- LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) or phase-tracking algorithms are used to achieve maximum performance.
- Asynchronous receiver performance is limited to 1300 Mb/s for -3, -2, and -1H speed grades, and 1250 Mb/s for the -1 speed grade.



^{1.} LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) or phase-tracking algorithms are used to achieve maximum performance.



Table 25: LVDS Native-Mode 1000BASE-X Support(1)

			Speed Gr V _{CCINT} Opera	ades and ting Voltages			
Description	I/O Bank Type	1.0	ov	0.95V			
		-3	-1H	-2	-1		
1000BASE-X	HP	Yes	Yes	Yes	Yes		

1. 1000BASE-X support is based on the *IEEE Standard for CSMA/CD Access Method and Physical Layer Specifications* (IEEE Std 802.3-2008).

Table 26 provides the maximum data rates for applicable memory standards using the Virtex UltraScale FPGAs memory PHY. Refer to Memory Interfaces for the complete list of memory interface standards supported and detailed specifications. The final performance of the memory interface is determined through a complete design implemented in the Vivado Design Suite, following guidelines in the *UltraScale Architecture PCB Design Guide* (UG583), electrical analysis, and characterization of the system.

Table 26: Maximum Physical Interface (PHY) Rate for Memory Interfaces (HP I/O Banks Only)

		V _{cc}		rades and iting Volta	ges	
Memory Standard	DRAM Type	1.0	VC	0.9	95V	Units
		-3	-1H	-2	-1	
	Single rank component	2400 ⁽¹⁾	2400	2400 ⁽¹⁾	2133	Mb/s
DDR4	1 rank DIMM ⁽²⁾⁽³⁾	2133	2133	2133	1866	Mb/s
DDR4	2 rank DIMM ⁽²⁾⁽⁴⁾	1866	1866	1866	1600	Mb/s
	4 rank DIMM ⁽²⁾⁽⁵⁾	1333	1333	1333	N/A	Mb/s
	Single rank component	2133	2133	2133	1866	Mb/s
DDR3	1 rank DIMM ⁽²⁾⁽³⁾	1866	1866	1866	1600	Mb/s
DDR3	2 rank DIMM ⁽²⁾⁽⁴⁾	1600	1600	1600	1333	Mb/s
	4 rank DIMM ⁽²⁾⁽⁵⁾	1066	1066	1066	800	Mb/s
	Single rank component	1866	1866	1866	1600	Mb/s
DDR3L	1 rank DIMM ⁽²⁾⁽³⁾	1600	1600	1600	1333	Mb/s
DDR3L	2 rank DIMM ⁽²⁾⁽⁴⁾	1333	1333	1333	1066	Mb/s
	4 rank DIMM ⁽²⁾⁽⁵⁾	800	800	800	606	Mb/s
QDRII+(6)	Single rank component	633	600	600	550	MHz
QDRIV-XP	Single rank component	800	800	800	667	MHz
RLDRAM III	Single rank component	1066	1066	1066	933	MHz
LPDDR3	Single rank component	1600	1600	1600	1600	Mb/s

- 1. The XCVU440 supports a maximum of 15 banks of DDR4 memory at 2400 Mb/s, all other memory rates or configurations can utilize all the banks.
- 2. Dual in-line memory module (DIMM) includes RDIMM, SODIMM, UDIMM, and LRDIMM.
- 3. Includes: 1 rank 1 slot, DDP 2 rank, LRDIMM 2 or 4 rank 1 slot.
- 4. Includes: 2 rank 1 slot, 1 rank 2 slot, LRDIMM 2 rank 2 slot.
- 5. Includes: 2 rank 2 slot, 4 rank 1 slot.
- 6. The QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations.



IOB Pad Input, Output, and 3-State

Table 27 (high-range IOB (HR)) and Table 28 (high-performance IOB (HP)) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- T_{INBUF_DELAY_PAD_I} is the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T_{OUTBUF_DELAY_O_PAD} is the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T_{OUTBUF_DELAY_TD_PAD} is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than T_{OUTBUF_DELAY_TD_PAD} when the DCITERMDISABLE pin is used. In HR I/O banks, the on-die termination turn-on time is always faster than T_{OUTBUF_DELAY_TD_PAD} when the INTERMDISABLE pin is used.

Table 27: IOB High Range (HR) Switching Characteristics

	TIN	NBUF_DE	LAY_PA	D_I	Tou	TBUF_DI	ELAY_O_	PAD	Tou	TBUF_DE	LAY_TD_	_PAD	
I/O Standards	1.0	OV	0.9	5V	1.0	VC	0.9	5V	1.0	OV	0.9	5V	Units
	-3	-1H	-2	-1	-3	-1H	-2	-1	-3	-1H	-2	-1	
BLVDS_25	0.46	0.58	0.58	0.64	1.37	1.37	1.37	1.62	1.39	1.40	1.40	1.66	ns
DIFF_HSTL_I_18_F	0.42	0.53	0.53	0.57	0.71	0.71	0.71	0.90	0.82	0.82	0.82	1.06	ns
DIFF_HSTL_I_18_S	0.42	0.53	0.53	0.57	0.83	0.83	0.83	1.02	0.93	0.94	0.94	1.16	ns
DIFF_HSTL_I_F	0.42	0.53	0.53	0.57	0.73	0.73	0.73	0.92	0.90	0.90	0.90	1.14	ns
DIFF_HSTL_I_S	0.42	0.53	0.53	0.57	0.77	0.77	0.77	0.96	0.95	0.98	0.98	1.23	ns
DIFF_HSTL_II_18_F	0.42	0.53	0.53	0.57	0.80	0.80	0.80	0.99	0.95	0.98	0.98	1.23	ns
DIFF_HSTL_II_18_S	0.42	0.53	0.53	0.57	0.83	0.83	0.83	1.03	1.01	1.03	1.03	1.28	ns
DIFF_HSTL_II_F	0.42	0.53	0.53	0.57	0.71	0.71	0.71	0.91	0.87	0.87	0.87	1.11	ns
DIFF_HSTL_II_S	0.42	0.53	0.53	0.57	0.80	0.80	0.80	0.99	0.95	0.96	0.96	1.20	ns
DIFF_HSUL_12_F	0.42	0.53	0.53	0.57	0.73	0.73	0.73	0.92	0.73	0.73	0.73	0.92	ns
DIFF_HSUL_12_S	0.42	0.53	0.53	0.57	0.82	0.82	0.82	1.01	0.82	0.82	0.82	1.01	ns
DIFF_SSTL12_F	0.42	0.53	0.53	0.57	0.70	0.70	0.70	0.89	0.81	0.81	0.81	1.02	ns
DIFF_SSTL12_S	0.42	0.53	0.53	0.57	1.04	1.04	1.04	1.26	1.04	1.04	1.04	1.26	ns
DIFF_SSTL135_F	0.42	0.53	0.53	0.57	0.70	0.70	0.70	0.88	0.86	0.87	0.87	1.09	ns
DIFF_SSTL135_S	0.42	0.53	0.53	0.57	0.77	0.77	0.77	0.96	0.93	0.94	0.94	1.18	ns
DIFF_SSTL135_R_F	0.42	0.53	0.53	0.57	0.72	0.72	0.72	0.91	0.83	0.84	0.84	1.06	ns
DIFF_SSTL135_R_S	0.42	0.53	0.53	0.57	0.80	0.80	0.80	1.00	0.93	0.93	0.93	1.17	ns
DIFF_SSTL15_F	0.42	0.53	0.53	0.57	0.66	0.66	0.66	0.85	0.81	0.82	0.82	1.05	ns
DIFF_SSTL15_S	0.42	0.53	0.53	0.57	0.78	0.78	0.78	0.98	0.96	0.96	0.96	1.20	ns
DIFF_SSTL15_R_F	0.42	0.53	0.53	0.57	0.73	0.73	0.73	0.92	0.86	0.86	0.86	1.09	ns
DIFF_SSTL15_R_S	0.42	0.53	0.53	0.57	0.81	0.81	0.81	1.01	0.93	0.94	0.94	1.18	ns
DIFF_SSTL18_I_F	0.42	0.53	0.53	0.57	0.74	0.74	0.74	0.94	0.92	0.93	0.93	1.18	ns
DIFF_SSTL18_I_S	0.42	0.53	0.53	0.57	0.86	0.86	0.86	1.05	0.86	0.86	0.86	1.05	ns
DIFF_SSTL18_II_F	0.42	0.53	0.53	0.57	0.71	0.71	0.71	0.90	0.87	0.88	0.88	1.11	ns
DIFF_SSTL18_II_S	0.42	0.53	0.53	0.57	0.83	0.83	0.83	1.03	0.99	1.04	1.04	1.29	ns



Table 27: IOB High Range (HR) Switching Characteristics (Cont'd)

	TIP	NBUF_DE	LAY_PAI	D_I	Tou	TBUF_D	ELAY_O_	PAD	Tou	TBUF_DE	LAY_TD	_PAD	
I/O Standards	1.0	ov	0.9	5 V	1.0	V	0.9	5 V	1.0	ov	0.9	95 V	Units
	-3	-1H	-2	-1	-3	-1H	-2	-1	-3	-1H	-2	-1	
HSTL_I_18_F	0.52	0.55	0.55	0.59	0.73	0.73	0.73	0.93	0.84	0.84	0.84	1.08	ns
HSTL_I_18_S	0.52	0.55	0.55	0.59	0.85	0.85	0.85	1.05	0.95	0.96	0.96	1.18	ns
HSTL_I_F	0.52	0.55	0.55	0.59	0.75	0.75	0.75	0.94	0.92	0.92	0.92	1.16	ns
HSTL_I_S	0.52	0.55	0.55	0.59	0.79	0.79	0.79	0.98	0.97	1.00	1.00	1.25	ns
HSTL_II_18_F	0.52	0.55	0.55	0.59	0.82	0.82	0.82	1.01	0.97	1.00	1.00	1.25	ns
HSTL_II_18_S	0.52	0.55	0.55	0.59	0.85	0.85	0.85	1.05	1.03	1.05	1.05	1.30	ns
HSTL_II_F	0.52	0.55	0.55	0.59	0.73	0.73	0.73	0.93	0.89	0.90	0.90	1.13	ns
HSTL_II_S	0.52	0.55	0.55	0.59	0.82	0.82	0.82	1.01	0.98	0.98	0.98	1.22	ns
HSUL_12_F	0.52	0.55	0.55	0.59	0.75	0.75	0.75	0.94	0.75	0.75	0.75	0.94	ns
HSUL_12_S	0.52	0.55	0.55	0.59	0.84	0.84	0.84	1.04	0.96	0.97	0.97	1.15	ns
LVCMOS12_F_12	0.76	0.95	0.95	0.95	0.95	0.95	0.95	1.16	0.95	0.95	0.95	1.16	ns
LVCMOS12_F_4	0.76	0.95	0.95	0.95	1.13	1.16	1.16	1.39	1.13	1.16	1.16	1.39	ns
LVCMOS12_F_8	0.76	0.95	0.95	0.95	0.97	0.97	0.97	1.19	0.97	0.97	0.97	1.19	ns
LVCMOS12_S_12	0.76	0.95	0.95	0.95	1.06	1.06	1.06	1.28	1.06	1.06	1.06	1.28	ns
LVCMOS12_S_4	0.76	0.95	0.95	0.95	1.27	1.36	1.36	1.60	1.27	1.36	1.36	1.60	ns
LVCMOS12_S_8	0.76	0.95	0.95	0.95	1.10	1.10	1.10	1.32	1.10	1.10	1.10	1.32	ns
LVCMOS15_F_12	0.68	0.82	0.82	0.87	0.96	0.96	0.96	1.18	0.96	0.96	0.96	1.18	ns
LVCMOS15_F_16	0.68	0.82	0.82	0.87	0.94	0.94	0.94	1.15	0.94	0.94	0.94	1.17	ns
LVCMOS15_F_4	0.68	0.82	0.82	0.87	1.15	1.15	1.15	1.38	1.15	1.15	1.15	1.38	ns
LVCMOS15_F_8	0.68	0.82	0.82	0.87	1.02	1.02	1.02	1.24	1.02	1.02	1.02	1.24	ns
LVCMOS15_S_12	0.68	0.82	0.82	0.87	1.07	1.07	1.07	1.29	1.07	1.07	1.07	1.29	ns
LVCMOS15_S_16	0.68	0.82	0.82	0.87	1.04	1.04	1.04	1.26	1.04	1.04	1.04	1.26	ns
LVCMOS15_S_4	0.68	0.82	0.82	0.87	1.28	1.29	1.29	1.53	1.28	1.29	1.29	1.53	ns
LVCMOS15_S_8	0.68	0.82	0.82	0.87	1.11	1.11	1.11	1.34	1.11	1.11	1.11	1.34	ns
LVCMOS18_F_12	0.64	0.76	0.76	0.79	1.04	1.04	1.04	1.25	1.04	1.04	1.04	1.25	ns
LVCMOS18_F_16	0.64	0.76	0.76	0.79	1.00	1.00	1.00	1.21	1.00	1.00	1.00	1.21	ns
LVCMOS18_F_4	0.64	0.76	0.76	0.79	1.17	1.17	1.17	1.41	1.17	1.17	1.17	1.41	ns
LVCMOS18_F_8	0.64	0.76	0.76	0.79	1.10	1.10	1.10	1.33	1.10	1.10	1.10	1.33	ns
LVCMOS18_S_12	0.64	0.76	0.76	0.79	1.11	1.11	1.11	1.34	1.11	1.11	1.11	1.34	ns
LVCMOS18_S_16	0.64	0.76	0.76	0.79	1.11	1.11	1.11	1.34	1.11	1.11	1.11	1.34	ns
LVCMOS18_S_4	0.64	0.76	0.76	0.79	1.32	1.32	1.32	1.58	1.32	1.32	1.32	1.58	ns
LVCMOS18_S_8	0.64	0.76	0.76	0.79	1.18	1.18	1.18	1.38	1.18	1.18	1.18	1.38	ns
LVCMOS25_F_12	0.83	0.85	0.85	0.90	1.54	1.54	1.54	1.81	1.54	1.54	1.54	1.81	ns
LVCMOS25_F_16	0.83	0.85	0.85	0.90	1.56	1.59	1.59	1.88	1.56	1.59	1.59	1.88	ns
LVCMOS25_F_4	0.83	0.85	0.85	0.90	2.24	2.24	2.24	2.56	2.24	2.24	2.24	2.56	ns
LVCMOS25_F_8	0.83	0.85	0.85	0.90	1.67	1.67	1.67	1.95	1.67	1.67	1.67	1.95	ns
LVCMOS25_S_12	0.83	0.85	0.85	0.90	2.05	2.14	2.14	2.47	2.05	2.14	2.14	2.47	ns
LVCMOS25_S_16	0.83	0.85	0.85	0.90	1.84	1.89	1.89	2.19	1.84	1.89	1.89	2.19	ns
LVCMOS25_S_4	0.83	0.85	0.85	0.90	3.23	3.27	3.27	3.68	3.23	3.27	3.27	3.68	ns



Table 27: IOB High Range (HR) Switching Characteristics (Cont'd)

	TIN	NBUF_DE	LAY_PAI	D_I	Tou	TBUF_D	ELAY_O_	PAD	T _{OU}	TBUF_DE	LAY_TD	_PAD	
I/O Standards	1.0	οv	0.9	5 V	1.0	V	0.9	5V	1.0	ov	0.9	95 V	Units
	-3	-1H	-2	-1	-3	-1H	-2	-1	-3	-1H	-2	-1	
LVCMOS25_S_8	0.83	0.85	0.85	0.90	2.11	2.15	2.15	2.47	2.11	2.15	2.15	2.47	ns
LVCMOS33_F_12	0.96	0.97	0.97	1.03	1.98	1.98	1.98	2.24	1.98	1.98	1.98	2.24	ns
LVCMOS33_F_16	0.96	0.97	0.97	1.03	1.79	1.79	1.79	2.09	1.79	1.79	1.79	2.09	ns
LVCMOS33_F_4	0.96	0.97	0.97	1.03	2.34	2.34	2.34	2.63	2.34	2.34	2.34	2.63	ns
LVCMOS33_F_8	0.96	0.97	0.97	1.03	2.05	2.05	2.05	2.32	2.05	2.05	2.05	2.32	ns
LVCMOS33_S_12	0.96	0.97	0.97	1.03	2.13	2.13	2.13	2.48	2.13	2.13	2.13	2.48	ns
LVCMOS33_S_16	0.96	0.97	0.97	1.03	2.11	2.11	2.11	2.43	2.11	2.11	2.11	2.43	ns
LVCMOS33_S_4	0.96	0.97	0.97	1.03	3.23	3.23	3.23	3.67	3.23	3.23	3.23	3.67	ns
LVCMOS33_S_8	0.96	0.97	0.97	1.03	2.28	2.28	2.28	2.55	2.66	2.67	2.67	2.78	ns
LVDS_25	0.45	0.58	0.58	0.62	0.80	0.83	0.83	0.95	105.74	105.74	105.74	105.85	ns
LVPECL	0.43	0.57	0.57	0.62	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
LVTTL_F_12	1.04	1.04	1.04	1.05	1.83	1.83	1.83	2.10	1.83	1.83	1.83	2.10	ns
LVTTL_F_16	1.04	1.04	1.04	1.05	1.79	1.79	1.79	2.06	1.79	1.79	1.79	2.06	ns
LVTTL_F_4	1.04	1.04	1.04	1.05	2.34	2.34	2.34	2.63	2.34	2.34	2.34	2.63	ns
LVTTL_F_8	1.04	1.04	1.04	1.05	1.97	1.97	1.97	2.22	1.97	1.97	1.97	2.22	ns
LVTTL_S_12	1.04	1.04	1.04	1.05	1.90	1.90	1.90	2.19	1.96	1.97	1.97	2.19	ns
LVTTL_S_16	1.04	1.04	1.04	1.05	2.07	2.07	2.07	2.40	2.07	2.07	2.07	2.40	ns
LVTTL_S_4	1.04	1.04	1.04	1.05	3.23	3.23	3.23	3.67	3.23	3.23	3.23	3.67	ns
LVTTL_S_8	1.04	1.04	1.04	1.05	2.22	2.22	2.22	2.47	2.22	2.37	2.37	2.50	ns
MINI_LVDS_25	0.45	0.58	0.58	0.62	0.80	0.83	0.83	0.95	105.74	105.74	105.74	105.85	ns
PPDS_25	0.45	0.58	0.58	0.62	0.80	0.83	0.83	0.95	105.74	105.74	105.74	105.85	ns
RSDS_25	0.45	0.58	0.58	0.62	0.80	0.83	0.83	0.95	105.74	105.74	105.74	105.85	ns
SLVS_400_25	0.45	0.58	0.58	0.62	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns
SSTL12_F	0.52	0.55	0.55	0.59	0.72	0.72	0.72	0.91	0.83	0.83	0.83	1.04	ns
SSTL12_S	0.52	0.55	0.55	0.59	0.78	0.78	0.78	0.97	0.88	0.88	0.88	1.11	ns
SSTL135_F	0.52	0.55	0.55	0.59	0.72	0.72	0.72	0.90	0.88	0.89	0.89	1.11	ns
SSTL135_S	0.52	0.55	0.55	0.59	0.77	0.77	0.77	0.97	0.94	0.94	0.94	1.18	ns
SSTL135_R_F	0.52	0.55	0.55	0.59	0.74	0.74	0.74	0.93	0.85	0.86	0.86	1.08	ns
SSTL135_R_S	0.52	0.55	0.55	0.59	0.82	0.82	0.82	1.02	0.95	0.96	0.96	1.19	ns
SSTL15_F	0.52	0.55	0.55	0.59	0.68	0.68	0.68	0.87	0.83	0.84	0.84	1.07	ns
SSTL15_S	0.52	0.55	0.55	0.59	0.80	0.80	0.80	1.00	0.98	0.99	0.99	1.23	ns
SSTL15_R_F	0.52	0.55	0.55	0.59	0.75	0.75	0.75	0.94	0.88	0.89	0.89	1.11	ns
SSTL15_R_S	0.52	0.55	0.55	0.59	0.83	0.83	0.83	1.04	0.95	0.96	0.96	1.20	ns
SSTL18_I_F	0.52	0.55	0.55	0.59	0.76	0.76	0.76	0.96	0.94	0.95	0.95	1.21	ns
SSTL18_I_S	0.52	0.55	0.55	0.59	0.88	0.88	0.88	1.08	0.88	0.88	0.88	1.08	ns
SSTL18_II_F	0.52	0.55	0.55	0.59	0.73	0.73	0.73	0.92	0.89	0.90	0.90	1.14	ns
SSTL18_II_S	0.52	0.55	0.55	0.59	0.85	0.85	0.85	1.05	1.01	1.06	1.06	1.32	ns
SUB_LVDS_25	0.45	0.58	0.58	0.62	0.80	0.83	0.83	0.95	105.74	105.74	105.74	105.85	ns
TMDS_33	0.57	0.65	0.65	0.73	0.80	0.83	0.83	0.95	105.74	105.74	105.74	105.85	ns



Table 28: IOB High Performance (HP) Switching Characteristics

	T _{IN}	BUF_DE	LAY_PA	D_I	T _{OU} -	TBUF_D	ELAY_O	_PAD	T _{OU}	TBUF_DE	LAY_TD	_PAD	
I/O Standards	1.0	V	0.9	5V	1.0	V	0.9	95 V	1.0	οv	0.9	95 V	Units
	-3	-1H	-2	-1	-3	-1H	-2	-1	-3	-1H	-2	-1	
DIFF_HSTL_I_12_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.68	ns
DIFF_HSTL_I_12_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_HSTL_I_12_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_HSTL_I_18_F	0.43	0.48	0.48	0.55	0.45	0.49	0.49	0.53	0.53	0.61	0.61	0.68	ns
DIFF_HSTL_I_18_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.59	0.59	0.68	0.68	0.76	ns
DIFF_HSTL_I_18_S	0.43	0.48	0.48	0.55	0.56	0.62	0.62	0.67	0.67	0.77	0.77	0.86	ns
DIFF_HSTL_I_DCI_12_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.68	ns
DIFF_HSTL_I_DCI_12_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_HSTL_I_DCI_12_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_HSTL_I_DCI_18_F	0.43	0.48	0.48	0.55	0.45	0.49	0.49	0.53	0.53	0.61	0.61	0.68	ns
DIFF_HSTL_I_DCI_18_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.59	0.59	0.68	0.68	0.76	ns
DIFF_HSTL_I_DCI_18_S	0.43	0.48	0.48	0.55	0.56	0.62	0.62	0.67	0.67	0.77	0.77	0.86	ns
DIFF_HSTL_I_DCI_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.68	ns
DIFF_HSTL_I_DCI_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_HSTL_I_DCI_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_HSTL_I_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.68	ns
DIFF_HSTL_I_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_HSTL_I_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_HSUL_12_DCI_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.68	ns
DIFF_HSUL_12_DCI_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_HSUL_12_DCI_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_HSUL_12_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.68	ns
DIFF_HSUL_12_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_HSUL_12_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_POD10_DCI_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.55	0.58	0.65	0.65	0.73	ns
DIFF_POD10_DCI_M	0.43	0.48	0.48	0.55	0.52	0.58	0.58	0.63	0.62	0.71	0.71	0.79	ns
DIFF_POD10_DCI_S	0.43	0.48	0.48	0.55	0.61	0.68	0.68	0.74	0.69	0.79	0.79	0.88	ns
DIFF_POD10_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.55	0.58	0.65	0.65	0.73	ns
DIFF_POD10_M	0.43	0.48	0.48	0.55	0.52	0.58	0.58	0.63	0.62	0.71	0.71	0.79	ns
DIFF_POD10_S	0.43	0.48	0.48	0.55	0.61	0.68	0.68	0.74	0.69	0.79	0.79	0.88	ns
DIFF_POD12_DCI_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.55	0.58	0.65	0.65	0.73	ns
DIFF_POD12_DCI_M	0.43	0.48	0.48	0.55	0.52	0.58	0.58	0.63	0.62	0.71	0.71	0.79	ns
DIFF_POD12_DCI_S	0.43	0.48	0.48	0.55	0.61	0.68	0.68	0.74	0.69	0.79	0.79	0.88	ns
DIFF_POD12_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.55	0.58	0.65	0.65	0.73	ns
DIFF_POD12_M	0.43	0.48	0.48	0.55	0.52	0.58	0.58	0.63	0.62	0.71	0.71	0.79	ns
DIFF_POD12_S	0.43	0.48	0.48	0.55	0.61	0.68	0.68	0.74	0.69	0.79	0.79	0.88	ns
DIFF_SSTL12_DCI_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.68	ns
DIFF_SSTL12_DCI_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns



Table 28: IOB High Performance (HP) Switching Characteristics (Cont'd)

	TIN	BUF_DE	LAY_PA	D_I	T _{OU} -	TBUF_D	ELAY_O	_PAD	Tou	TBUF_DE	LAY_TD	_PAD	
I/O Standards	1.0	υV	0.9	95 V		οv		95 V		V		95 V	Units
	-3	-1H	-2	-1	-3	-1H	-2	-1	-3	-1H	-2	-1	
DIFF_SSTL12_DCI_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_SSTL12_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.68	ns
DIFF_SSTL12_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_SSTL12_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_SSTL135_DCI_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.69	ns
DIFF_SSTL135_DCI_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_SSTL135_DCI_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_SSTL135_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.69	ns
DIFF_SSTL135_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_SSTL135_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_SSTL15_DCI_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.68	ns
DIFF_SSTL15_DCI_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_SSTL15_DCI_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_SSTL15_F	0.43	0.48	0.48	0.55	0.46	0.50	0.50	0.54	0.54	0.62	0.62	0.68	ns
DIFF_SSTL15_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.60	0.60	0.68	0.68	0.76	ns
DIFF_SSTL15_S	0.43	0.48	0.48	0.55	0.56	0.61	0.61	0.67	0.67	0.76	0.76	0.85	ns
DIFF_SSTL18_I_DCI_F	0.43	0.48	0.48	0.55	0.45	0.49	0.49	0.53	0.53	0.61	0.61	0.68	ns
DIFF_SSTL18_I_DCI_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.59	0.59	0.68	0.68	0.76	ns
DIFF_SSTL18_I_DCI_S	0.43	0.48	0.48	0.55	0.56	0.62	0.62	0.67	0.67	0.77	0.77	0.86	ns
DIFF_SSTL18_I_F	0.43	0.48	0.48	0.55	0.45	0.49	0.49	0.53	0.53	0.61	0.61	0.68	ns
DIFF_SSTL18_I_M	0.43	0.48	0.48	0.55	0.50	0.55	0.55	0.59	0.59	0.68	0.68	0.76	ns
DIFF_SSTL18_I_S	0.43	0.48	0.48	0.55	0.56	0.62	0.62	0.67	0.67	0.77	0.77	0.86	ns
HSLVDCI_15_F	0.43	0.46	0.46	0.52	0.48	0.53	0.53	0.56	0.57	0.64	0.64	0.71	ns
HSLVDCI_15_M	0.43	0.46	0.46	0.52	0.53	0.57	0.57	0.62	0.62	0.71	0.71	0.79	ns
HSLVDCI_15_S	0.43	0.46	0.46	0.52	0.58	0.64	0.64	0.69	0.70	0.79	0.79	0.88	ns
HSLVDCI_18_F	0.43	0.46	0.46	0.52	0.48	0.53	0.53	0.57	0.57	0.65	0.65	0.71	ns
HSLVDCI_18_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.62	0.62	0.71	0.71	0.79	ns
HSLVDCI_18_S	0.43	0.46	0.46	0.52	0.58	0.64	0.64	0.69	0.70	0.80	0.80	0.90	ns
HSTL_I_12_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.56	0.63	0.63	0.70	ns
HSTL_I_12_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
HSTL_I_12_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
HSTL_I_18_F	0.43	0.46	0.46	0.52	0.47	0.51	0.51	0.55	0.55	0.63	0.63	0.70	ns
HSTL_I_18_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
HSTL_I_18_S	0.43	0.46	0.46	0.52	0.58	0.63	0.63	0.69	0.69	0.78	0.78	0.88	ns
HSTL_I_DCI_12_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.56	0.63	0.63	0.70	ns
HSTL_I_DCI_12_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
HSTL_I_DCI_12_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
HSTL_I_DCI_18_F	0.43	0.46	0.46	0.52	0.47	0.51	0.51	0.55	0.55	0.63	0.63	0.70	ns



Table 28: IOB High Performance (HP) Switching Characteristics (Cont'd)

	TIN	BUF_DE	LAY_PA	\D_I	T _{OU} -	TBUF_D	ELAY_O	_PAD	Tou	TBUF_DE	LAY_TD	_PAD	
I/O Standards		ΟV		95V		ΟV		95V		οv		95V	Units
	-3	-1H	-2	-1	-3	-1H	-2	-1	-3	-1H	-2	-1	
HSTL_I_DCI_18_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
HSTL_I_DCI_18_S	0.43	0.46	0.46	0.52	0.58	0.63	0.63	0.69	0.69	0.78	0.78	0.88	ns
HSTL_I_DCI_F	0.43	0.46	0.46	0.52	0.47	0.52	0.52	0.56	0.56	0.63	0.63	0.70	ns
HSTL_I_DCI_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
HSTL_I_DCI_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
HSTL_I_F	0.43	0.46	0.46	0.52	0.47	0.52	0.52	0.56	0.56	0.63	0.63	0.70	ns
HSTL_I_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
HSTL_I_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
HSUL_12_DCI_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.56	0.63	0.63	0.70	ns
HSUL_12_DCI_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
HSUL_12_DCI_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
HSUL_12_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.56	0.63	0.63	0.70	ns
HSUL_12_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
HSUL_12_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
LVCMOS12_F_2	0.56	0.66	0.66	0.74	0.67	0.73	0.73	0.79	0.67	0.73	0.73	0.79	ns
LVCMOS12_F_4	0.56	0.66	0.66	0.74	0.63	0.68	0.68	0.73	0.63	0.68	0.68	0.73	ns
LVCMOS12_F_6	0.56	0.66	0.66	0.74	0.59	0.64	0.64	0.69	0.59	0.65	0.65	0.72	ns
LVCMOS12_F_8	0.56	0.66	0.66	0.74	0.57	0.63	0.63	0.67	0.59	0.66	0.66	0.72	ns
LVCMOS12_M_2	0.56	0.66	0.66	0.74	0.72	0.79	0.79	0.85	0.72	0.79	0.79	0.85	ns
LVCMOS12_M_4	0.56	0.66	0.66	0.74	0.66	0.71	0.71	0.77	0.66	0.71	0.71	0.77	ns
LVCMOS12_M_6	0.56	0.66	0.66	0.74	0.62	0.67	0.67	0.72	0.62	0.69	0.69	0.75	ns
LVCMOS12_M_8	0.56	0.66	0.66	0.74	0.62	0.67	0.67	0.72	0.64	0.71	0.71	0.78	ns
LVCMOS12_S_2	0.56	0.66	0.66	0.74	0.77	0.89	0.89	0.96	0.77	0.89	0.89	0.96	ns
LVCMOS12_S_4	0.56	0.66	0.66	0.74	0.68	0.74	0.74	0.79	0.68	0.74	0.74	0.79	ns
LVCMOS12_S_6	0.56	0.66	0.66	0.74	0.66	0.72	0.72	0.78	0.66	0.72	0.72	0.79	ns
LVCMOS12_S_8	0.56	0.66	0.66	0.74	0.66	0.72	0.72	0.77	0.67	0.74	0.74	0.82	ns
LVCMOS15_F_12	0.45	0.52	0.52	0.58	0.61	0.66	0.66	0.71	0.66	0.73	0.73	0.81	ns
LVCMOS15_F_2	0.45	0.52	0.52	0.58	0.73	0.77	0.77	0.83	0.73	0.77	0.77	0.83	ns
LVCMOS15_F_4	0.45	0.52	0.52	0.58	0.69	0.73	0.73	0.78	0.69	0.73	0.73	0.78	ns
LVCMOS15_F_6	0.45	0.52	0.52	0.58	0.63	0.68	0.68	0.73	0.63	0.70	0.70	0.77	ns
LVCMOS15_F_8	0.45	0.52	0.52	0.58	0.61	0.66	0.66	0.72	0.63	0.71	0.71	0.78	ns
LVCMOS15_M_12	0.45	0.52	0.52	0.58	0.63	0.69	0.69	0.75	0.67	0.77	0.77	0.85	ns
LVCMOS15_M_2	0.45	0.52	0.52	0.58	0.77	0.80	0.80	0.86	0.77	0.80	0.80	0.86	ns
LVCMOS15_M_4	0.45	0.52	0.52	0.58	0.72	0.76	0.76	0.82	0.72	0.76	0.76	0.82	ns
LVCMOS15_M_6	0.45	0.52	0.52	0.58	0.67	0.72	0.72	0.78	0.67	0.74	0.74	0.82	ns
LVCMOS15_M_8	0.45	0.52	0.52	0.58	0.65	0.71	0.71	0.76	0.65	0.76	0.76	0.83	ns
LVCMOS15_S_12	0.45	0.52	0.52	0.58	0.65	0.70	0.70	0.75	0.67	0.75	0.75	0.83	ns
LVCMOS15_S_2	0.45	0.52	0.52	0.58	0.78	0.85	0.85	0.91	0.78	0.85	0.85	0.91	ns



Table 28: IOB High Performance (HP) Switching Characteristics (Cont'd)

	TIN	BUF_DE	LAY_PA	D_I	Tou	TBUF_D	ELAY_O	_PAD	Tou	TBUF_DE	LAY_TD	_PAD	
I/O Standards	1.0	οv	0.9	5 V	1.0	οv	0.9	95 V	1.0	ΟV	0.9	95 V	Units
	-3	-1H	-2	-1	-3	-1H	-2	-1	-3	-1H	-2	-1	-
LVCMOS15_S_4	0.45	0.52	0.52	0.58	0.74	0.78	0.78	0.84	0.74	0.78	0.78	0.84	ns
LVCMOS15_S_6	0.45	0.52	0.52	0.58	0.72	0.76	0.76	0.82	0.72	0.76	0.76	0.84	ns
LVCMOS15_S_8	0.45	0.52	0.52	0.58	0.68	0.73	0.73	0.79	0.68	0.75	0.75	0.83	ns
LVCMOS18_F_12	0.43	0.49	0.49	0.54	0.67	0.72	0.72	0.78	0.67	0.81	0.81	0.90	ns
LVCMOS18_F_2	0.43	0.49	0.49	0.54	0.94	1.07	1.07	1.15	0.94	1.07	1.07	1.15	ns
LVCMOS18_F_4	0.43	0.49	0.49	0.54	0.78	0.82	0.82	0.89	0.78	0.82	0.82	0.89	ns
LVCMOS18_F_6	0.43	0.49	0.49	0.54	0.72	0.77	0.77	0.83	0.72	0.79	0.79	0.88	ns
LVCMOS18_F_8	0.43	0.49	0.49	0.54	0.70	0.75	0.75	0.81	0.72	0.81	0.81	0.89	ns
LVCMOS18_M_12	0.43	0.49	0.49	0.54	0.70	0.76	0.76	0.81	0.74	0.83	0.83	0.92	ns
LVCMOS18_M_2	0.43	0.49	0.49	0.54	0.99	1.10	1.10	1.19	0.99	1.10	1.10	1.19	ns
LVCMOS18_M_4	0.43	0.49	0.49	0.54	0.82	0.86	0.86	0.92	0.82	0.86	0.86	0.92	ns
LVCMOS18_M_6	0.43	0.49	0.49	0.54	0.75	0.80	0.80	0.87	0.75	0.81	0.81	0.90	ns
LVCMOS18_M_8	0.43	0.49	0.49	0.54	0.73	0.78	0.78	0.85	0.73	0.83	0.83	0.92	ns
LVCMOS18_S_12	0.43	0.49	0.49	0.54	0.74	0.78	0.78	0.84	0.76	0.83	0.83	0.92	ns
LVCMOS18_S_2	0.43	0.49	0.49	0.54	1.05	1.16	1.16	1.25	1.05	1.16	1.16	1.25	ns
LVCMOS18_S_4	0.43	0.49	0.49	0.54	0.83	0.86	0.86	0.93	0.83	0.86	0.86	0.93	ns
LVCMOS18_S_6	0.43	0.49	0.49	0.54	0.79	0.82	0.82	0.89	0.79	0.82	0.82	0.90	ns
LVCMOS18_S_8	0.43	0.49	0.49	0.54	0.75	0.80	0.80	0.86	0.75	0.82	0.82	0.90	ns
LVDCI_15_F	0.45	0.52	0.52	0.58	0.48	0.53	0.53	0.56	0.57	0.64	0.64	0.71	ns
LVDCI_15_M	0.45	0.52	0.52	0.58	0.53	0.57	0.57	0.62	0.62	0.71	0.71	0.79	ns
LVDCI_15_S	0.45	0.52	0.52	0.58	0.58	0.64	0.64	0.69	0.70	0.79	0.79	0.88	ns
LVDCI_18_F	0.43	0.49	0.49	0.54	0.48	0.53	0.53	0.57	0.57	0.65	0.65	0.71	ns
LVDCI_18_M	0.43	0.49	0.49	0.54	0.52	0.57	0.57	0.62	0.62	0.71	0.71	0.79	ns
LVDCI_18_S	0.43	0.49	0.49	0.54	0.58	0.64	0.64	0.69	0.70	0.80	0.80	0.90	ns
LVDS	0.42	0.46	0.46	0.51	0.57	0.67	0.67	0.72	890.24	890.26	890.26	890.28	ns
POD10_DCI_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.59	0.67	0.67	0.74	ns
POD10_DCI_M	0.43	0.46	0.46	0.52	0.54	0.60	0.60	0.65	0.64	0.73	0.73	0.81	ns
POD10_DCI_S	0.43	0.46	0.46	0.52	0.63	0.69	0.69	0.76	0.71	0.81	0.81	0.89	ns
POD10_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.59	0.67	0.67	0.74	ns
POD10_M	0.43	0.46	0.46	0.52	0.54	0.60	0.60	0.65	0.64	0.73	0.73	0.81	ns
POD10_S	0.43	0.46	0.46	0.52	0.63	0.69	0.69	0.76	0.71	0.81	0.81	0.89	ns
POD12_DCI_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.59	0.67	0.67	0.74	ns
POD12_DCI_M	0.43	0.46	0.46	0.52	0.54	0.60	0.60	0.65	0.64	0.73	0.73	0.81	ns
POD12_DCI_S	0.43	0.46	0.46	0.52	0.63	0.69	0.69	0.76	0.71	0.81	0.81	0.89	ns
POD12_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.59	0.67	0.67	0.74	ns
POD12_M	0.43	0.46	0.46	0.52	0.54	0.60	0.60	0.65	0.64	0.73	0.73	0.81	ns
POD12_S	0.43	0.46	0.46	0.52	0.63	0.69	0.69	0.76	0.71	0.81	0.81	0.89	ns
SLVS_400_18	0.42	0.46	0.46	0.51	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	ns



Table 28: IOB High Performance (HP) Switching Characteristics (Cont'd)

	T _{IN}	BUF_DE	LAY_PA	D_I	Tou	TBUF_D	ELAY_O	_PAD	Tou	TBUF_DE	LAY_TD	_PAD	
I/O Standards	1.0	VC	0.9	5V	1.0	v	0.9	95 V	1.0	ΟV	0.9	5 V	Units
	-3	-1H	-2	-1	-3	-1H	-2	-1	-3	-1H	-2	-1	
SSTL12_DCI_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.56	0.63	0.63	0.70	ns
SSTL12_DCI_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
SSTL12_DCI_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
SSTL12_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.56	0.63	0.63	0.70	ns
SSTL12_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
SSTL12_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
SSTL135_DCI_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.56	0.64	0.64	0.70	ns
SSTL135_DCI_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
SSTL135_DCI_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
SSTL135_F	0.43	0.46	0.46	0.52	0.48	0.52	0.52	0.56	0.56	0.64	0.64	0.70	ns
SSTL135_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
SSTL135_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
SSTL15_DCI_F	0.43	0.46	0.46	0.52	0.47	0.52	0.52	0.56	0.56	0.63	0.63	0.70	ns
SSTL15_DCI_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
SSTL15_DCI_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
SSTL15_F	0.43	0.46	0.46	0.52	0.47	0.52	0.52	0.56	0.56	0.63	0.63	0.70	ns
SSTL15_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
SSTL15_S	0.43	0.46	0.46	0.52	0.57	0.63	0.63	0.68	0.69	0.78	0.78	0.87	ns
SSTL18_I_DCI_F	0.43	0.46	0.46	0.52	0.47	0.51	0.51	0.55	0.55	0.63	0.63	0.70	ns
SSTL18_I_DCI_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
SSTL18_I_DCI_S	0.43	0.46	0.46	0.52	0.58	0.63	0.63	0.69	0.69	0.78	0.78	0.88	ns
SSTL18_I_F	0.43	0.46	0.46	0.52	0.47	0.51	0.51	0.55	0.55	0.63	0.63	0.70	ns
SSTL18_I_M	0.43	0.46	0.46	0.52	0.52	0.57	0.57	0.61	0.61	0.70	0.70	0.78	ns
SSTL18_I_S	0.43	0.46	0.46	0.52	0.58	0.63	0.63	0.69	0.69	0.78	0.78	0.88	ns
SUB_LVDS	0.42	0.46	0.46	0.51	0.57	0.67	0.67	0.72	890.24	890.26	890.26	890.28	ns



Table 29 specifies the values of T_{OUTBUF_DELAY_TE_PAD} and T_{INBUF_DELAY_IBUFDIS_O}. T_{OUTBUF_DELAY_TE_PAD} is the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T_{INBUF_DELAY_IBUFDIS_O} is the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than T_{OUTBUF_DELAY_TE_PAD} when the DCITERMDISABLE pin is used. In HR I/O banks, the internal IN_TERM termination turn-off time is always faster than T_{OUTBUF_DELAY_TE_PAD} when the INTERMDISABLE pin is used.

Table 29: IOB 3-state Output Switching Characteristics

Symbol		1.0V 0.95V -3 -1H -2 -1 1.37 1.52 1.52 1.69 0.62 0.71 0.71 0.78			ccint ges	
	Description				Units	
		-3	-1H	-2 -1 1.52 1.69		
т (1)	T input to pad high-impedance for HR I/O banks	1.37	1.52	1.52	1.69	ns
T _{OUTBUF_DELAY_TE_PAD} ⁽¹⁾	T input to pad high-impedance for HP I/O banks	0.62	0.71	0.71	0.78	ns
TINBUF_DELAY_IBUFDIS_O	IBUF turn-on time from IBUFDISABLE to O output for HR I/O banks	0.47	0.65	0.65	0.68	ns
	IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks	1.06	1.21	1.21	1.49	ns

Notes:

I/O Standard Adjustment Measurement Methodology

Input Delay Measurements

Table 30 shows the test setup parameters used for measuring input delay.

Table 30: Input Delay Measurement Methodology

Description	I/O Standard Attribute	V _L ⁽¹⁾⁽²⁾	V _H ⁽¹⁾⁽²⁾	V _{MEAS} (1) (4) (6)	V _{REF} (1) (3) (5)
LVCMOS, 1.2V	LVCMOS12	0.1	1.1	0.6	_
LVCMOS, LVDCI, HSLVDCI, 1.5V	LVCMOS15, LVDCI_15, HSLVDCI_15	0.1	1.4	0.75	_
LVCMOS, LVDCI, HSLVDCI, 1.8V	LVCMOS18, LVDCI_18, HSLVDCI_18	0.1	1.7	0.9	_
LVCMOS, 2.5V	LVCMOS25	0.1	2.4	1.25	_
LVCMOS, 3.3V	LVCMOS33	0.1	3.2	1.65	-
LVTTL, 3.3V	LVTTL	0.1	3.2	1.65	-
HSTL (high-speed transceiver logic), Class I, 1.2V	HSTL_I_12	V _{REF} - 0.5	V _{REF} + 0.5	V _{REF}	0.60
HSTL, Class I and II, 1.5V	HSTL_I, HSTL_II	V _{REF} - 0.65	V _{REF} + 0.65	V _{REF}	0.75
HSTL, Class I and II, 1.8V	HSTL_I_18, HSTL_II_18	V _{REF} – 0.8	V _{REF} + 0.8	V _{REF}	0.90
HSUL (high-speed unterminated logic), 1.2V	HSUL_12	V _{REF} – 0.5	V _{REF} + 0.5	V_{REF}	0.60
SSTL (stub series terminated logic), 1.2V	SSTL12	V _{REF} – 0.5	V _{REF} + 0.5	V _{REF}	0.60

^{1.} The T_{OUTBUF_DELAY_TE_PAD} values are applicable to single-ended I/O standards. For true differential standards, the values are larger. Use the Vivado timing report for the most accurate timing values for your configuration.



Table 30: Input Delay Measurement Methodology (Cont'd)

Description	I/O Standard Attribute	V _L ⁽¹⁾⁽²⁾	V _H ⁽¹⁾⁽²⁾	V _{MEAS} (1) (4) (6)	V _{REF} (1)(3)(5)
SSTL, 1.35V	SSTL135, SSTL135_R	V _{REF} – 0.575	V _{REF} + 0.575	V_{REF}	0.675
SSTL, 1.5V	SSTL15, SSTL15_R	V _{REF} – 0.65	V _{REF} + 0.65	V_{REF}	0.75
SSTL, Class I and II, 1.8V	SSTL18_I, SSTL18_II	V _{REF} – 0.8	V _{REF} + 0.8	V_{REF}	0.90
POD10, 1.0V	POD10	V _{REF} – 0.6	V _{REF} + 0.6	V_{REF}	0.70
POD12, 1.2V	POD12	V _{REF} - 0.74	V _{REF} + 0.74	V_{REF}	0.84
DIFF_HSTL, Class I, 1.2V	DIFF_HSTL_I_12	0.6 - 0.125	0.6 + 0.125	0(6)	_
DIFF_HSTL, Class I and II,1.5V	DIFF_HSTL_I, DIFF_HSTL_II	0.75 – 0.125	0.75 + 0.125	0(6)	_
DIFF_HSTL, Class I and II, 1.8V	DIFF_HSTL_I_18, DIFF_HSTL_II_18	0.9 – 0.125	0.9 + 0.125	0(6)	_
DIFF_HSUL, 1.2V	DIFF_HSUL_12	0.6 – 0.125	0.6 + 0.125	0(6)	_
DIFF_SSTL, 1.2V	DIFF_SSTL12	0.6 - 0.125	0.6 + 0.125	0(6)	_
DIFF_SSTL135/DIFF_SSTL135_R, 1.35V	DIFF_SSTL135, DIFF_SSTL135_R	0.675 – 0.125	0.675 + 0.125	0(6)	_
DIFF_SSTL15/DIFF_SSTL15_R, 1.5V	DIFF_SSTL15, DIFF_SSTL15_R	0.75 – 0.125	0.75 + 0.125	0(6)	_
DIFF_SSTL18_I/DIFF_SSTL18_II, 1.8V	DIFF_SSTL18_I, DIFF_SSTL18_II	0.9 – 0.125	0.9 + 0.125	0(6)	_
DIFF_POD10, 1.0V	DIFF_POD10	0.70 - 0.125	0.70 + 0.125	0(6)	_
DIFF_POD12, 1.2V	DIFF_POD12	0.84 - 0.125	0.84 + 0.125	0(6)	_
LVDS (low-voltage differential signaling), 1.8V	LVDS	0.9 – 0.125	0.9 + 0.125	0(6)	_
LVDS_25, 2.5V	LVDS_25	1.25 – 0.125	1.25 + 0.125	0(6)	_
SUB_LVDS, 1.8V	SUB_LVDS	0.9 – 0.125	0.9 + 0.125	0(6)	_
SLVS, 1.8V	SLVS_400_18	0.9 – 0.125	0.9 + 0.125	0(6)	_
SLVS, 2.5V	SLVS_400_25	1.25 – 0.125	1.25 + 0.125	0(6)	_
LVPECL, 2.5	LVPECL	1.25 - 0.125	1.25 + 0.125	0(6)	_
BLVDS_25, 2.5V	BLVDS_25	1.25 - 0.125	1.25 + 0.125	0(6)	_
MINI_LVDS_25, 2.5V	MINI_LVDS_25	1.25 – 0.125	1.25 + 0.125	0(6)	_
PPDS_25	PPDS_25	1.25 – 0.125	1.25 + 0.125	0(6)	_
RSDS_25	RSDS_25	1.25 - 0.125	1.25 + 0.125	0(6)	_
TMDS_33	TMDS_33	3 – 0.125	3 + 0.125	0(6)	_

- 1. The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay measurement methodology parameters for HSLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
- 2. Input waveform switches between V_Land V_H.
- Measurements are made at typical, minimum, and maximum V_{REF} values. Reported delays reflect worst case of these measurements. V_{REF} values listed are typical.
- 4. Input voltage level from which measurement starts.
- 5. This is an input voltage reference that bears no relation to the V_{REF}/V_{MEAS} parameters found in IBIS models and/or noted in Figure 1.
- 6. The value given is the differential input voltage.





Output Delay Measurements

Output delays are measured with short output traces. Standard termination was used for all testing. The propagation delay of the trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 1 and Figure 2.




Figure 1: Single-Ended Test Setup




Figure 2: Differential Test Setup

Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using this method:

- 1. Simulate the output driver of choice into the generalized test setup using values from Table 31.
- 2. Record the time to V_{MEAS} .
- 3. Simulate the output driver of choice into the actual PCB trace and load using the appropriate IBIS model or capacitance value to represent the load.
- 4. Record the time to V_{MEAS}.
- 5. Compare the results of step 2 and step 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.



Table 31: Output Delay Measurement Methodology

Description	I/O Standard Attribute	R _{REF} (Ω)	C _{REF} ⁽¹⁾ (pF)	V _{MEAS}	V _{REF}
LVCMOS, 1.2V	LVCMOS12	1M	0	0.6	0
LVCMOS 1.5V	LVCMOS15	1M	0	0.75	0
LVCMOS 1.8V	LVCMOS18	1M	0	0.9	0
LVCMOS, 2.5V	LVCMOS25	1M	0	1.25	0
LVCMOS, 3.3V	LVCMOS33	1M	0	1.65	0
LVTTL, 3.3V	LVTTL	1M	0	1.65	0
LVDCI/HSLVDCI, 1.5V	LVDCI_15, HSLVDCI_15	50	0	V_{REF}	0.75
LVDCI/HSLVDCI, 1.8V	LVDCI_18, HSLVDCI_18	50	0	V_{REF}	0.9
HSTL (high-speed transceiver logic), Class I, 1.2V	HSTL_I_12	50	0	V _{REF}	0.6
HSTL, Class I, 1.5V	HSTL_I	50	0	V _{REF}	0.75
HSTL, Class II, 1.5V	HSTL_II	25	0	V_{REF}	0.75
HSTL, Class I, 1.8V	HSTL_I_18	50	0	V _{REF}	0.9
HSTL, Class II, 1.8V	HSTL_II_18	25	0	V_{REF}	0.9
HSUL (high-speed unterminated logic), Class I, 1.2V	HSUL_12	50	0	V_{REF}	0.6
SSTL12, 1.2V	SSTL12	50	0	V_{REF}	0.6
SSTL135/SSTL135_R, 1.35V	SSTL135, SSTL135_R	50	0	V_{REF}	0.675
SSTL15/SSTL15_R, 1.5V	SSTL15, SSTL15_R	50	0	V _{REF}	0.75
SSTL (stub series terminated logic), Class I and Class II, 1.8V	SSTL18_I, SSTL18_II	50	0	V _{REF}	0.9
POD10, 1.0V	POD10	50	0	V_{REF}	1.0
POD12, 1.2V	POD12	50	0	V_{REF}	1.2
DIFF_HSTL, Class I, 1.2V	DIFF_HSTL_I_12	50	0	V _{REF}	0.6
DIFF_HSTL, Class I and II, 1.5V	DIFF_HSTL_I, DIFF_HSTL_II	50	0	V_{REF}	0.75
DIFF_HSTL, Class I and II, 1.8V	DIFF_HSTL_I_18, DIFF_HSTL_II_18	50	0	V _{REF}	0.9
DIFF_HSUL_12, 1.2V	DIFF_HSUL_12	50	0	V_{REF}	0.6
DIFF_SSTL12, 1.2V	DIFF_SSTL12	50	0	V_{REF}	0.6
DIFF_SSTL135/DIFF_SSTL135_R, 1.35V	DIFF_SSTL135, DIFF_SSTL135_R	50	0	V _{REF}	0.675
DIFF_SSTL15/DIFF_SSTL15_R, 1.5V	DIFF_SSTL15, DIFF_SSTL15_R	50	0	V _{REF}	0.75
DIFF_SSTL18, Class I and II, 1.8V	DIFF_SSTL18_I, DIFF_SSTL18_II	50	0	V _{REF}	0.9
DIFF_POD10, 1.0V	DIFF_POD10	50	0	V_{REF}	1.0
DIFF_POD12, 1.2V	DIFF_POD12	50	0	V _{REF}	1.2
LVDS (low-voltage differential signaling), 1.8V	LVDS	100	0	0(2)	0
LVDS, 2.5V	LVDS_25	100	0	0(2)	0
BLVDS (Bus LVDS), 2.5V	BLVDS_25	100	0	0(2)	0
Mini LVDS, 2.5V	MINI_LVDS_25	100	0	0(2)	0
PPDS_25	PPDS_25	100	0	0(2)	0
RSDS_25	RSDS_25	100	0	0(2)	0



Table 31: Output Delay Measurement Methodology (Cont'd)

Description	I/O Standard Attribute	R _{REF} (Ω)	C _{REF} ⁽¹⁾ (pF)	V _{MEAS}	V _{REF} (V)
SUB_LVDS	SUB_LVDS	100	0	0 ⁽²⁾	0
TMDS_33	TMDS_33	50	0	0 ⁽²⁾	3.3

- 1. C_{REF} is the capacitance of the probe, nominally 0 pF.
- 2. The value given is the differential output voltage.

Block RAM and FIFO Switching Characteristics

Table 32: Block RAM and FIFO Switching Characteristics

Symbol	Description					Units
Symbol	Bescription	1.	1.0V 0.95V -3 -1H -2 -1 660 585 585 525 575 510 510 460 660 585 585 525 530 450 450 390 660 585 585 525 575 510 510 460 575 510 510 460			Julia
		-3	-1H	-2	-1	MHz MHz MHz MHz MHz MHz MHz
Maximum Frequency						
F _{MAX_WF_NC}	Block RAM (WRITE_FIRST and NO_CHANGE modes).	660	585	585	525	MHz
F _{MAX_RF}	Block RAM (READ_FIRST mode).	575	510	510	460	MHz
F _{MAX_FIFO}	FIFO in all modes without ECC.	660	585	585	525	MHz
	Block RAM and FIFO in ECC configuration without PIPELINE.	530	450	450	390	MHz
F _{MAX_ECC}	Block RAM and FIFO in ECC configuration with PIPELINE and Block RAM in WRITE_FIRST or NO_CHANGE mode.	660	585	585	525	MHz
	Block RAM in ECC configuration in READ_FIRST mode with PIPELINE.	575	510	510	460	MHz
F _{MAX_} ADDREN_RDADDRCHANGE	Block RAM with address enable and read address change compare turned on.	575	510	510	460	MHz
T _{PW_WF_NC} ⁽¹⁾	Block RAM in WRITE_FIRST and NO_CHANGE modes and FIFO. Clock High/Low pulse width.	758	855	855	952	ps, Min
T _{PW_RF} ⁽¹⁾	Block RAM in READ_FIRST modes. Clock High/Low pulse width.	870	980	980	1087	ps, Min
Block RAM and FIFO Clo	ck-to-Out Delays	•	•	•		
T _{RCKO_DO}	Clock CLK to DOUT output (without output register)		1.44	1.44	1.64	ns, Max
T _{RCKO_DO_REG}	Clock CLK to DOUT output (with output register)	0.37	0.44	0.44	0.49	ns, Max

Notes:

 The MMCM and PLL DUTY_CYCLE attribute should be set to 50% to meet the pulse width requirements at the higher frequencies.



Input/Output Delay Switching Characteristics

Table 33: Input/Output Delay Switching Characteristics

		Speed Grades and V _{CCINT} Operating Voltages					
Symbol	Description	1.0	VO	0.9	Units		
		-3	-1H	-2	-1		
	Reference clock frequency for IDELAYCTRL (in component mode).	200 to 800					
F _{REFCLK}	Reference clock frequency when using BITSLICE_CONTROL with REFCLK (in native mode (for RX_BITSLICE only)).	200 to 800				MHz	
	Reference clock frequency for BITSLICE_CONTROL with PLL_CLK (in native mode). (1)	200 to 2400	200 to 2400	200 to 2400	200 to 2133	MHz	
T _{MINPER_CLK}	Minimum period for IODELAY CLK.	2.740	2.740	2.740	3.160	ns	
T _{MINPER_RST}	Minimum reset pulse width.	52.00					
T _{IDELAY_RESOLUTION} / T _{ODELAY_RESOLUTION}	IDELAY/ODELAY chain resolution.	2.5 to 15				ps	

Notes:

DSP48 Slice Switching Characteristics

Table 34: DSP48 Slice Switching Characteristics

Symbol		Speed Grades and V _{CCINT} Operating Voltages				
Symbol	Description	1.0	VO	1 661 594 1 581 512 9 429 361 7 387 326 9 429 358 2 312 260		Units
		-3	-1H	-2	-1	
Maximum Frequency						
F _{MAX}	With all registers used.	741	661	661	594	MHz
F _{MAX_PATDET}	With pattern detector.	687	581	581	512	MHz
F _{MAX_MULT_NOMREG}	Two register multiply without MREG.	462	429	429	361	MHz
F _{MAX_MULT_NOMREG_PATDET}	Two register multiply without MREG with pattern detect.	428	387	387	326	MHz
F _{MAX_PREADD_NOADREG}	Without ADREG.	468	429	429	358	MHz
F _{MAX_NOPIPELINEREG}	Without pipeline registers (MREG, ADREG).	335	312	312	260	MHz
F _{MAX_NOPIPELINEREG_PATDET}	Without pipeline registers (MREG, ADREG) with pattern detect.	316	286	286	238	MHz

PLL settings could restrict the minimum allowable data rate. For example, when using a PLL with CLKOUTPHY_MODE = VCO_HALF, the minimum frequency is PLL_F_{VCOMIN}/2.



Clock Buffers and Networks

Table 35: Clock Buffers Switching Characteristics

Symbol		Speed V _{CCINT} Ope		ades an ting Vol		Linita				
Symbol	Description	1.	ov	0.9	95 V	Units				
		-3	-1H	-2	-1					
Global Clock Switching Characteristics (Including BUFGCTRL)										
F _{MAX}	Maximum frequency of a global clock tree (BUFG).	850	725	725	630	MHz				
Global Clo	ck Buffer with Input Divide Capability (BUFGCE_DIV))								
F _{MAX}	Maximum frequency of a global clock buffer with input divide capability (BUFGCE_DIV).	850	725	725	630	MHz				
Global Clo	ck Buffer with Clock Enable (BUFGCE)		*!	'	!	*				
F _{MAX}	Maximum frequency of a global clock buffer with clock enable (BUFGCE).	850	725	725	630	MHz				
Leaf Clock	Buffer with Clock Enable (BUFCE_LEAF)									
F _{MAX}	Maximum frequency of a leaf clock buffer with clock enable (BUFCE_LEAF).	850	725	725	630	MHz				
GTH/GTY	Clock Buffer with Clock Enable and Clock Input Divid	e Capab	ility (BL	JFG_GT)						
F _{MAX}	Maximum frequency of a serial transceiver clock buffer with clock enable and clock input divide capability.	512	512	512	512	MHz				



MMCM Switching Characteristics

Table 36: MMCM Specification

			peed Gr _T Opera				
Symbol	Description	1.	ov	0.9	95V	Units	
		-3	-1H	-2	-1		
MMCM_F _{INMAX}	Maximum input clock frequency	1066	933	933	800	MHz	
MMCM_F _{INMIN}	Minimum input clock frequency	10	10	10	10	MHz	
MMCM_F _{INJITTER}	Maximum input clock period jitter	< 20%	iod or 1	ns Max			
	Input duty cycle range: 10-49 MHz		25–75				
	Input duty cycle range: 50–199 MHz		30-	-70		%	
MMCM_F _{INDUTY}	Input duty cycle range: 200–399 MHz		%				
	Input duty cycle range: 400-499 MHz		40–60				
	Input duty cycle range: >500 MHz		45-	-55		%	
MMCM_F _{MIN_PSCLK}	Minimum dynamic phase shift clock frequency	0.01	0.01	0.01	0.01	MHz	
MMCM_F _{MAX_PSCLK}	Maximum dynamic phase shift clock frequency	550	500	500	450	MHz	
MMCM_F _{VCOMIN}	Minimum MMCM VCO frequency	600	600	600	600	MHz	
MMCM_F _{VCOMAX}	Maximum MMCM VCO frequency	1600	1440	1440	1200	MHz	
NANACNA E	Low MMCM bandwidth at typical ⁽¹⁾	1.00	1.00	1.00	1.00	MHz	
MMCM_F _{BANDWIDTH}	High MMCM bandwidth at typical ⁽¹⁾	4.00	4.00	4.00	4.00	MHz	
MMCM_T _{STATPHAOFFSET}	Static phase offset of the MMCM outputs ⁽²⁾	0.12	0.12	0.12	0.12	ns	
MMCM_T _{OUTJITTER}	MMCM output jitter		1	Note 3	1		
MMCM_T _{OUTDUTY}	MMCM output clock duty cycle precision ⁽⁴⁾	0.165	0.20	0.20	0.20	ns	
MANACNA T	MMCM maximum lock time for MMCM_F _{PFDMIN} frequencies above 20 MHz	100	100	100	100	μs	
MMCM_T _{LOCKMAX}	MMCM maximum lock time for MMCM_F _{PFDMIN} frequencies from 10 MHz to 20 MHz	200	200	200	200	μs	
MMCM_F _{OUTMAX}	MMCM maximum output frequency	850	725	725	630	MHz	
MMCM_F _{OUTMIN}	MMCM minimum output frequency ⁽⁴⁾⁽⁵⁾	4.69	4.69	4.69	4.69	MHz	
MMCM_T _{EXTFDVAR}	External clock feedback variation	< 20%	of clock	input per	iod or 1	ns Max	
MMCM_RST _{MINPULSE}	Minimum reset pulse width	5.00	5.00	5.00	5.00	ns	
MMCM_F _{PFDMAX}	Maximum frequency at the phase frequency detector	550	500	500	450	MHz	
MMCM_F _{PFDMIN}	Minimum frequency at the phase frequency detector	10	10 10 10 10		10	MHz	
MMCM_T _{FBDELAY}	Maximum delay in the feedback path	Ę	ns Max	or one cl	ock cycle	9	
MMCM_F _{DRPCLK_MAX}	Maximum DRP clock frequency	200	200	200	200	MHz	

- 1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- 2. The static offset is measured between any MMCM outputs with identical phase.
- 3. Values for this parameter are available in the Clocking Wizard.
- 4. Includes global clock buffer.
- 5. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.





PLL Switching Characteristics

Table 37: PLL Specification(1)

				ades ar		
Symbol	Description	1.	ov	0.9	95 V	Units
		-3	-1H	-2	-1	=
PLL_F _{INMAX}	Maximum input clock frequency	1066	933	933	800	MHz
PLL_F _{INMIN}	Minimum input clock frequency	70	70	70	70	MHz
PLL_F _{INJITTER}	Maximum input clock period jitter	< 20% of clock input period or 1				ns Max
	Input duty cycle range: 70–399 MHz	35–65				%
PLL_F _{INDUTY}	Input duty cycle range: 400–499 MHz		40-	-60		%
	Input duty cycle range: >500 MHz		45-	-55		%
PLL_F _{VCOMIN}	Minimum PLL VCO frequency	600	600	600	600	MHz
PLL_F _{VCOMAX}	Maximum PLL VCO frequency	1335	1335 1335 1335		1200	MHz
PLL_T _{STATPHAOFFSET}	Static phase offset of the PLL outputs ⁽²⁾	0.12	0.12	0.12	0.12	ns
PLL_T _{OUTJITTER}	PLL output jitter	Note 3				
PLL_T _{OUTDUTY}	PLL CLKOUTO/CLKOUTOB/CLKOUT1/CLKOUT1B duty-cycle precision ⁽⁴⁾	0.165	0.20	0.20	0.20	ns
PLL_T _{LOCKMAX}	PLL maximum lock time		10	00		μs
PLL_F _{OUTMAX}	PLL maximum output frequency at CLKOUTO/CLKOUTOB/CLKOUT1/CLKOUT1B	850	725	725	630	MHz
	PLL maximum output frequency at CLKOUTPHY	2670	2670	2670	2400	MHz
	PLL minimum output frequency at CLKOUTO/CLKOUTOB/CLKOUT1/CLKOUT1B ⁽⁵⁾	4.69	4.69	4.69	4.69	MHz
PLL_F _{OUTMIN}	PLL minimum output frequency at CLKOUTPHY	1	x VCO r	node: 120 node: 60 mode: 3	00	MHz
PLL_RST _{MINPULSE}	Minimum reset pulse width	5.00	5.00	5.00	5.00	ns
PLL_F _{PFDMAX}	Maximum frequency at the phase frequency detector	667.5	667.5	667.5	600	MHz
PLL_F _{PFDMIN}	Minimum frequency at the phase frequency detector	70	70	70	70	MHz
PLL_F _{BANDWIDTH}	PLL bandwidth at typical	15 15 15 15		15	MHz	
PLL_F _{DRPCLK_MAX}	Maximum DRP clock frequency	200	200	200	200	MHz

- 1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the loop filter frequencies.
- 2. The static offset is measured between any PLL outputs with identical phase.
- 3. Values for this parameter are available in the Clocking Wizard.
- 4. Includes global clock buffer.
- 5. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.



Device Pin-to-Pin Output Parameter Guidelines

The pin-to-pin numbers in Table 38 through Table 41 are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

Table 38: Global Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)

Symbol	Description		V _{CCI}				
		Device	1.	ov	0.95V		Units
			-3	-1H	-2	-1	
SSTL15 Glo MMCM/PLL	bal Clock Input to Output Delay using	Output Flip	-Flop, Fa	ast Slew	Rate, <i>wi</i>	thout	
T _{ICKOF}	Global clock input and output flip-flop without MMCM/PLL (near clock region).	XCVU065	5.04	5.82	5.82	6.83	ns
		XCVU080	5.27	6.09	6.09	7.13	ns
		XCVU095	5.27	6.09	6.09	7.13	ns
		XCVU125	5.04	5.82	5.82	6.86	ns
		XCVU160	5.04	5.82	5.82	6.86	ns
		XCVU190	5.04	5.82	5.82	6.86	ns
		XCVU440	6.14	N/A	7.11	8.38	ns

Notes:

Table 39: Global Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)

Symbol	Description		V _{CCI}				
		Device	1.	ov	0.9	95 V	Units
			-3	-1H	-2	-1	
SSTL15 Glo MMCM/PLL	bal Clock Input to Output Delay using	g Output Flip	-Flop, Fa	ast Slew	Rate, w	ithout	
T _{ICKOF_FAR}	Global clock input and output flip-flop without MMCM/PLL (far clock region).	XCVU065	5.48	6.35	6.35	7.44	ns
		XCVU080	5.77	6.67	6.67	7.69	ns
		XCVU095	5.77	6.67	6.67	7.69	ns
		XCVU125	5.48	6.35	6.35	7.51	ns
		XCVU160	5.48	6.35	6.35	7.51	ns
		XCVU190	5.48	6.35	6.35	7.51	ns
		XCVU440	6.48	N/A	7.49	8.85	ns

Notes:

 This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.

^{1.} This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.



Table 40: Global Clock Input to Output Delay With MMCM

Symbol	Description		V _{CCI}				
		Device	1.0V		0.95V		Units
			-3	-1H	-2	-1	
SSTL15 Glok	oal Clock Input to Output Delay using C	utput Flip	-Flop, Fa	ast Slew	Rate, wi	th MMCN	1.
T _{ICKOFMMCMCC}	Global clock input and output flip-flop with	XCVU065	1.36	1.61	1.61	1.93	ns
	MMCM.	XCVU080	1.36	1.59	1.59	1.85	ns
		XCVU095	1.36	1.59	1.59	1.85	ns
		XCVU125	1.36	1.61	1.61	1.94	ns
		XCVU160	1.36	1.61	1.61	1.94	ns
		XCVU190	1.36	1.61	1.61	1.94	ns
		XCVU440	1.37	N/A	1.62	1.88	ns

- 1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
- 2. MMCM output jitter is already included in the timing calculation.

Table 41: Global Clock Input to Output Delay With PLL

	Description			d ages	Units				
Symbol		Device	1.0V			0.95V			
			-3	-1H	-2	-1			
SSTL15 Glok	SSTL15 Global Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with PLL.								
101(01_1 LL_00	Global clock input and output flip-flop with	XCVU065	4.70	5.38	5.38	6.23	ns		
	PLL.	XCVU080	4.99	5.70	5.70	6.49	ns		
		XCVU095	4.99	5.70	5.70	6.49	ns		
		XCVU125	4.70	5.38	5.38	6.31	ns		
		XCVU160	4.70	5.38	5.38	6.31	ns		
		XCVU190	4.70	5.38	5.38	6.31	ns		
		XCVU440	5.70	N/A	6.53	7.65	ns		

- This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
- 2. PLL output jitter is already included in the timing calculation.

Table 42: Source Synchronous Output Characteristics (Component Mode)

Symbol		Description		ccint jes	Units		
		Description		1.0V		0.95V	
			-3	-1H	-2	-1	
T _O	UTPUT_LOGIC_DELAY_VARIATION	Delay mismatch across a transmit bus when using component mode output logic (ODDRE1, OSERDESE3) within a bank.		10	00		ps



Device Pin-to-Pin Input Parameter Guidelines

The pin-to-pin numbers in Table 43 and Table 44 are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.

Table 43: Global Clock Input Setup and Hold With MMCM

	Description				d ages	Units		
Symbol			Device	1.0V			0.95V	
				-3	-1H	-2	-1	
Input Setup and	Hold Time Relative to Glo	bal Clocl	k Input Sig	gnal usir	ng SSTL1	5 Standa	rd. ⁽¹⁾⁽²⁾	(3)
T _{PSMMCMCC_VU065}	Global clock input and input	Setup	XCVU065	2.36	2.48	2.38	2.67	ns
T _{PHMMCMCC_VU065}	flip-flop (or latch) with MMCM.	Hold	700000	-0.25	-0.25	-0.25	-0.25	ns
T _{PSMMCMCC_VU080}		Setup	XCVU080	2.22	2.45	2.25	2.55	ns
T _{PHMMCMCC_VU080}		Hold	700000	-0.47	-0.47	-0.47	-0.47	ns
T _{PSMMCMCC_VU095}		Setup	XCVU095	2.22	2.45	2.25	2.55	ns
T _{PHMMCMCC_VU095}		Hold	XCV0095	-0.47	-0.47	-0.47	-0.47	ns
T _{PSMMCMCC_VU125}		Setup	Setup Hold XCVU125	2.21	2.48	2.23	2.66	ns
T _{PHMMCMCC_VU125}		Hold		-0.13	-0.13	-0.13	-0.13	ns
T _{PSMMCMCC_VU160}		Setup	XCVU160	2.21	2.48	2.23	2.66	ns
T _{PHMMCMCC_VU160}		Hold	700100	-0.12	-0.12	-0.12	-0.12	ns
T _{PSMMCMCC_VU190}		Setup	XCVU190	2.21	2.48	2.23	2.66	ns
T _{PHMMCMCC_VU190}		Hold	7000190	-0.13	-0.13	-0.13	-0.13	ns
T _{PSMMCMCC_VU440}		Setup	XCVU440	2.31	N/A	2.32	2.86	ns
T _{PHMMCMCC_VU440}		Hold	7 10 10 440	-0.07	N/A	-0.07	-0.07	ns

- 1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
- 2. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
- 3. Use IBIS to determine any duty-cycle distortion incurred using various standards.



Table 44: Global Clock Input Setup and Hold With PLL

	Description			V _{CCI}	- 11			
Symbol			Device	1.0V		0.95V		Units
				-3	-1H	-2	-1	
Input Setup and	d Hold Time Relative to Glo	bal Cloc	k Input Sig	gnal usin	g SSTL1	5 Standa	rd. ⁽¹⁾⁽²⁾	(3)
T _{PSPLLCC_VU065}	Global clock input and input flip-flop (or latch) with PLL.	Setup	XCVU065	-0.70	-0.70	-0.70	-0.70	ns
T _{PHPLLCC_VU065}		Hold	ACV0005	2.03	2.27	2.27	2.63	ns
T _{PSPLLCC_VU080}		Setup	XCVU080	-0.94	-0.94	-0.94	-0.94	ns
T _{PHPLLCC_VU080}		Hold	70,000	2.14	2.36	2.36	2.71	ns
T _{PSPLLCC_VU095}		Setup	XCVU095	-0.94	-0.94	-0.94	-0.94	ns
T _{PHPLLCC_VU095}		Hold	ACV0095	2.14	2.36	2.36	2.71	ns
T _{PSPLLCC_VU125}		Setup	XCVU125	-0.67	-0.67	-0.67	-0.67	ns
T _{PHPLLCC_VU125}		Hold		2.03	2.27	2.27	2.64	ns
T _{PSPLLCC_VU160}		Setup	XCVU160	-0.67	-0.67	-0.67	-0.67	ns
T _{PHPLLCC_VU160}		Hold	700100	2.03	2.27	2.27	2.64	ns
T _{PSPLLCC_VU190}		Setup	XCVU190	-0.67	-0.67	-0.67	-0.67	ns
T _{PHPLLCC_VU190}		Hold	7000190	2.03	2.27	2.27	2.64	ns
T _{PSPLLCC_VU440}		Setup	XCVU440	-1.16	N/A	-1.16	-1.16	ns
T _{PHPLLCC_VU440}		Hold	7010440	3.03	N/A	3.44	3.99	ns

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured
 relative to the global clock input signal using the slowest process, slowest temperature, and slowest voltage. Hold time is
 measured relative to the global clock input signal using the fastest process, fastest temperature, and fastest voltage.
- 2. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible I/O and CLB flip-flops are clocked by the global clock net in a single SLR.
- 3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 45: Sampling Window

		Speed Grades and V _{CCINT} Operating Voltages					
Symbol	Description	1.0	OV	0.9	95 V	Units	
		-3	-1H	-2	-1		
T _{SAMP_BUFG} ⁽¹⁾	Total sampling error of the Virtex UltraScale FPGAs DDR input registers, measured across voltage, temperature, and process.	510	610	610	610	ps	
T _{SAMP_NATIVE_DPA}	Receive sampling error for RX_BITSLICE when using dynamic phase alignment.	100	100	100	125	ps	
T _{SAMP_NATIVE_BISC}	Receive sampling error for RX_BITSLICE when using built-in self-calibration (BISC).	60	60	60	85	ps	

Notes:

1. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include: CLKO MMCM jitter, MMCM accuracy (phase offset), and MMCM phase shift resolution. These measurements do not include package or clock tree skew. For detailed component mode sampling window calculations using the parameters in this table, see the Designing Using SelectIO Interface Component Primitives (XAPP1324) application note.



Table 46: Input Logic Characteristics for Dynamic Phase Aligned Applications (Component Mode)

		Spee Op				
Symbol	Description		ov	0.95V		Units
		-3	-1H	-2	-1	
T _{INPUT_LOGIC_UNCERTAINTY}	Accounts for the setup/hold and any pattern dependent jitter for the input logic (input register, IDDRE1, or ISERDESE3).	40			ps	
T _{CAL_ERROR}	Calibration error associated with quantization effects based on the IDELAY resolution. Calibration must be performed for each input pin to ensure optimal performance.	24			ps	



Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for clock transmitter and receiver data-valid windows.

Table 47: Package Skew

Symbol	Description	Device	Package	Value	Units
		XCVU065	FFVC1517	193	ps
			FFVC1517	181	ps
			FFVD1517	113	ps
		XCVU080	FFVB1760	128	ps
			FFVA2104	201	ps
			FFVB2104	191	ps
			FFVC1517	181	ps
			FFVD1517	113	ps
		XCVU095	FFVB1760	128	ps
		XCV0095	FFVA2104	201	ps
	Package skew		FFVB2104	191	ps
PKGSKEW			FFVC2104	245	ps
PRGSREW			FLVD1517	130	ps
			FLVB1760	168	ps
		XCVU125	FLVA2104	173	ps
			FLVB2104	194	ps
			FLVC2104	242	ps
		XCVU160	FLGB2104	226	ps
		XCV0180	FLGC2104	268	ps
			FLGB2104	226	ps
		XCVU190	FLGC2104	268	ps
			FLGA2577	161	ps
		XCVU440	FLGB2377	291	ps
		ACV0440	FLGA2892	310	ps

^{1.} These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.

^{2.} Package delay information is available for these device/package combinations. This information can be used to deskew the package.



GTH Transceiver Specifications

GTH Transceiver DC Input and Output Levels

Table 48 summarizes the DC specifications of the GTH transceivers in Virtex UltraScale FPGAs. Consult the *UltraScale Architecture GTH Transceiver User Guide* (UG576) for further details.

Table 48: GTH Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
		>10.3125 Gb/s	150	_	1250	mV
DV_PPIN	Differential peak-to-peak input voltage (external AC coupled).	6.6 Gb/s to 10.3125 Gb/s	150	_	1250	mV
	renage (emernarine ecapiea).	≤ 6.6 Gb/s	150	_	2000	mV
V _{IN}	Single-ended input voltage. Voltage measured at the pin referenced to GND.	DC coupled V _{MGTAVTT} = 1.2V	-400	_	V _{MGTAVTT}	mV
V _{CMIN}	Common mode input voltage.	DC coupled V _{MGTAVTT} = 1.2V	_	2/3 V _{MGTAVTT}	_	mV
D _{VPPOUT}	Differential peak-to-peak output voltage ⁽¹⁾ .	Transmitter output swing is set to 1100	800	_	_	mV
		When remote RX is terminated to GND	V _{MGT}	AVTT/2 – D _{VPPO}	mV	
V _{CMOUTDC}	Common mode output voltage: DC coupled (equation based).	When remote RX termination is floating	V _{MG} -	TAVTT – D _{VPPOU}	_T /2	mV
		When remote RX is terminated to $V_{RX_TERM}^{(2)}$	V _{MGTAVTT} -D _V	mV		
$V_{CMOUTAC}$	Common mode output voltage: AC	coupled (equation based).	V _{MG} -	TAVTT - D _{VPPOU}	_T /2	mV
R _{IN}	Differential input resistance.		_	100	_	Ω
R _{OUT}	Differential output resistance.	resistance.		100	_	Ω
T _{OSKEW}	Transmitter output pair (TXP and (All packages).	TXN) intra-pair skew		_	5	ps
C _{EXT}	Recommended external AC coupling	ng capacitor ⁽³⁾ .	_	100	_	nF

The output swing and pre-emphasis levels are programmable using the attributes discussed in the UltraScale Architecture GTH Transceiver User Guide (UG576), and can result in values lower than reported in this table.

^{2.} V_{RX TERM} is the remote RX termination voltage.

^{3.} Other values can be used as appropriate to conform to specific protocols and standards.






Figure 3: Single-Ended Peak-to-Peak Voltage




Figure 4: Differential Peak-to-Peak Voltage

Table 49 summarizes the DC specifications of the clock input of the GTH transceivers in Virtex UltraScale FPGAs. Consult the *UltraScale Architecture GTH Transceiver User Guide* (UG576) for further details.

Table 49: GTH Transceiver Clock DC Input Level Specification

Symbol	DC Parameter	Min	Тур	Max	Units
V _{IDIFF}	Differential peak-to-peak input voltage.	250	_	2000	mV
R _{IN}	Differential input resistance.	_	100	_	Ω
C _{EXT}	Required external AC coupling capacitor.	_	10	_	nF

Table 50: GTH Transceiver Clock Output Level Specification

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{OL}	Output Low voltage for P and N.	$R_T = 100\Omega$ across P and N signals	_	400	_	mV
V _{OH}	Output High voltage for P and N.	$R_T = 100\Omega$ across P and N signals	_	760	-	mV
V _{DDOUT}	Differential output voltage: (P–N), P = High (N–P), N = High	$R_T = 100\Omega$ across P and N signals	_	±360	-	mV
V _{CMOUT}	Common mode voltage.	$R_T = 100\Omega$ across P and N signals	_	580	_	mV



GTH Transceiver Switching Characteristics

Consult the UltraScale Architecture GTH Transceiver User Guide (UG576) for further information.

Table 51: GTH Transceiver Performance

			Sį	peed Gr	ades a	nd V _{CC}	INT Ope	rating	Voltag	es	
Symbol	Description	Output Divider		1.0	OV			0.9	5V		Unit s
			-	-3 -1H		-	2	-	1		
F _{GTHMAX}	GTH maximum line rate	Э	16.	375	16.	375	16.3		12.5		Gb/s
F _{GTHMIN}	GTH minimum line rate	!	0	.5	0	.5	0	.5	0	.5	Gb/s
			Min	Max	Min	Max	Min	Max	Min	Max	
		1	4.0	12.5	4.0	12.5	4.0	12.5	4.0	8.5	Gb/s
		2	2.0	6.25	2.0	6.25	2.0	6.25	2.0	4.25	Gb/s
F _{GTHCRANGE}	CPLL line rate range ⁽¹⁾	4	1.0	3.125	1.0	3.125	1.0	3.125	1.0	2.125	Gb/s
		8	0.5	1.5625	0.5	1.5625	0.5	1.5625	0.5	1.0625	Gb/s
		16				N.	/A				Gb/s
			Min	Max	Min	Max	Min	Max	Min	Max	
		1	9.8	16.375	9.8	16.375	9.8	16.375	9.8	12.5	Gb/s
	0711011	2	4.9	8.1875	4.9	8.1875	4.9	8.1875	4.9	8.1875	Gb/s
F _{GTHQRANGE1}	QPLL0 line rate range ⁽²⁾	4	2.45	4.0938	2.45	4.0938	2.45	4.0938	2.45	4.0938	Gb/s
		8	1.225	2.0469	1.225	2.0469	1.225	2.0469	1.225	2.0469	Gb/s
		16	0.6125	1.0234	0.6125	1.0234	0.6125	1.0234	0.6125	1.0234	Gb/s
			Min	Max	Min	Max	Min	Max	Min	Max	
		1	8.0	13.0	8.0	13.0	8.0	13.0	8.0	12.5	Gb/s
		2	4.0	6.5	4.0	6.5	4.0	6.5	4.0	6.5	Gb/s
F _{GTHQRANGE2}	QPLL1 line rate range ⁽³⁾	4	2.0	3.25	2.0	3.25	2.0	3.25	2.0	3.25	Gb/s
	3	8	1.0	1.625	1.0	1.625	1.0	1.625	1.0	1.625	Gb/s
		16	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5	0.8125	Gb/s
			Min	Max	Min	Max	Min	Max	Min	Max	
F _{CPLLRANGE}	CPLL frequency range		2.0	6.25	2.0	6.25	2.0	6.25	2.0	4.25	GHz
F _{QPLLORANGE}	QPLL0 frequency range	!	9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375	GHz
F _{QPLL1RANGE}	QPLL1 frequency range		8.0	13.0	8.0	13.0	8.0	13.0	8.0	13.0	GHz

- 1. The values listed are the rounded results of the calculated equation (2 x CPLL_Frequency)/Output_Divider.
- 2. The values listed are the rounded results of the calculated equation (QPLL0_Frequency)/Output_Divider.
- 3. The values listed are the rounded results of the calculated equation (QPLL1_Frequency)/Output_Divider.

Table 52: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	All Devices	Units
F _{GTHDRPCLK}	GTHDRPCLK maximum frequency	250	MHz



Table 53: GTH Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{GCLK}	Reference clock frequency range		60	-	820	MHz
T _{RCLK}	Reference clock rise time	20% – 80%	_	200	-	ps
T _{FCLK}	Reference clock fall time	80% – 20%	_	200	_	ps
T _{DCREF}	Reference clock duty cycle	Transceiver PLL only	40	50	60	%




Figure 5: Reference Clock Timing Parameters

Table 54: GTH Transceiver Reference Clock Selection Phase Noise Mask

Symbol	Description	Offset Frequency	Min	Тур	Max	Units
QPLL _{REFCLKMASK} ⁽¹⁾⁽²⁾	QPLLO/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	_	-	-105	
		100 kHz	_	_	-124	dBc/Hz
		1 MHz	_	_	-130	
		10 kHz	_	_	-105	
CDL (1)(2)	CPLL reference clock select phase noise	100 kHz	_	_	-124	dBc/Hz
CPLL _{REFCLKMASK} ⁽¹⁾⁽²⁾	mask at REFCLK frequency = 312.5 MHz.	1 MHz	_	_	-130	
		50 MHz	_	_	-140	

- 1. For reference clock frequencies other than 312.5 MHz, adjust the phase-noise mask values by 20 x Log(N/312.5) where N is the new reference clock frequency in MHz.
- 2. This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol, e.g., PCIe.

Table 55: GTH Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{LOCK}	Initial PLL lock.		-	-	1	ms
т	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock	_	50,000	37 x 10 ⁶	UI
Clock recovery phase acquisition and adaptation time for low-power mode	the clock data recovery (CDR) to the data present at the input.	_	50,000	2.3 x 10 ⁶	UI	



Table 56: GTH Transceiver User Clock Switching Characteristics (1)

		Data Wid	Ith Conditions	Speed Grades and V _{CCINT} Operating Voltages				
Symbol	Description		(Bit)	1.0V		0.95V		Unit s
		Internal Logic	Interconnec t Logic	-3	-1H	-2	-1	
F _{TXOUTPMA}	TXOUTCLK maxim OUTCLKPMA.	um frequend	cy sourced from	511.719	511.719	511.719	390.625	MHz
F _{RXOUTPMA}	RXOUTCLK maxim OUTCLKPMA.	um frequend	cy sourced from	511.719	511.719	511.719	390.625	MHz
F _{TXOUTPROGDIV}	TXOUTCLK maxim TXPROGDIVCLK.	um frequenc	cy sourced from	511.719	511.719	511.719	511.719	MHz
F _{RXOUTPROGDIV}	RXOUTCLK maxim RXPROGDIVCLK.	16 16, 32 USRCLK 32 32, 64		511.719	511.719	511.719	511.719	MHz
	TXUSRCLK maximum	16	16, 32	511.719	511.719	511.719	390.625	MHz
F		32	32, 64	511.719	511.719	511.719	390.625	MHz
F _{TXIN}	frequency	20	20, 40	409.375	409.375	409.375	312.500	MHz
		40	40, 80	409.375	409.375	409.375	312.500	MHz
		16	16, 32	511.719	511.719	511.719	390.625	MHz
F	RXUSRCLK maximum frequency	32	32, 64	511.719	511.719	511.719	390.625	MHz
F _{RXIN}		20	20, 40	409.375	409.375	409.375	312.500	MHz
		40	40, 80	409.375	409.375	409.375	19 390.625 19 390.625 19 511.719 19 511.719 19 390.625 19 390.625 75 312.500 19 390.625 19 390.625 19 390.625 19 390.625 19 390.625 19 390.625 19 390.625 19 390.625 19 390.625 19 390.625 19 390.625 19 390.625 19 390.625 19 390.625	MHz
		16	16	511.719	511.719	511.719	390.625	MHz
		16, 32	32	511.719	511.719	511.719	390.625	MHz
F	TXUSRCLK2 maximum	32	64	255.860	255.860	255.860	195.313	MHz
F _{TXIN2}	frequency	20	20	409.375	409.375	409.375	312.500	MHz
		20, 40	40	409.375	409.375	409.375	312.500	MHz
		40	80	204.688	204.688	204.688	156.250	MHz
		16	16	511.719	511.719	511.719	390.625	MHz
		16, 32	32	511.719	511.719	511.719	390.625	MHz
Favore	RXUSRCLK2 maximum	32	64	255.860	255.860	255.860	195.313	MHz
F _{RXIN2}	frequency	20	20	409.375	409.375	409.375	312.500	MHz
		20, 40	40	409.375	409.375	409.375	312.500	MHz
		40	80	204.688	204.688	204.688	156.250	MHz

1. Clocking must be implemented as described in *UltraScale Architecture GTH Transceiver User Guide* (<u>UG576</u>).



Table 57: GTH Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Тур	Max	Units
F _{GTHTX}	Serial data rate range		0.500	-	F _{GTHMAX}	Gb/s
T _{RTX}	TX rise time	20%–80%	_	21	_	ps
T _{FTX}	TX fall time	80%–20%	_	21	_	ps
T _{LLSKEW}	TX lane-to-lane skew ⁽¹⁾		_	_	500	ps
V _{TXOOBVDPP}	Electrical idle amplitude		_	_	15	mV
T _{TXOOBTRANSITION}	Electrical idle transition time		_	_	140	ns
T _{J16.3_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	1/ 2 Ch/o	_	_	0.28	UI
D _{J16.3_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	16.3 Gb/s	_	_	0.17	UI
T _{J15_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	15 0 Ch/s	_	_	0.28	UI
D _{J15_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	15.0 Gb/s	_	_	0.17	UI
T _{J14.1_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	14.1 Gb/s	_	_	0.28	UI
D _{J14.1_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	14.1 GD/S	_	_	0.17	UI
T _{J14.025_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	14 025 Ch/o	_	-	0.28	UI
D _{J14.025_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	14.025 Gb/s	_	_	0.17	UI
T _{J13.1_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	12.1 Ch/o	_	_	0.28	UI
D _{J13.1_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	13.1 Gb/s	_	_	0.17	UI
T _{J12.5_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	10 F Ch /-	_	_	0.28	UI
D _{J12.5_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	12.5 Gb/s	_	_	0.17	UI
T _{J12.5_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	12.5.05./-	_	_	0.33	UI
D _{J12.5_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾	12.5 Gb/s	_	_	0.17	UI
T _{J11.3_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	11.2 Ch/o	_	_	0.28	UI
D _{J11.3_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	11.3 Gb/s	_	-	0.17	UI
T _{J10.3_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	10.3 Gb/s	_	_	0.28	UI
D _{J10.3_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	10.3 Gb/S	_	_	0.17	UI
T _{J10.3_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	10.3 Gb/s	_	-	0.33	UI
D _{J10.3_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾	10.3 GD/S	_	_	0.17	UI
T _{J9.8_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	0.0.Ch/o	_	_	0.28	UI
D _{J9.8_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	9.8 Gb/s	_	-	0.17	UI
T _{J9.8_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	0.0.Ch/o	_	_	0.33	UI
D _{J9.8_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾	9.8 Gb/s	_	_	0.17	UI
T _{J8.0_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	0.0.01-7-	_	_	0.32	UI
D _{J8.0_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾	8.0 Gb/s	_	_	0.17	UI
T _{J6.6_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	/ / Ch/o	_	_	0.30	UI
D _{J6.6_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾	6.6 Gb/s	_	_	0.15	UI
T _{J5.0}	Total jitter ⁽³⁾⁽⁴⁾	F 0 Cl- /-	_	_	0.30	UI
D _{J5.0}	Deterministic jitter ⁽³⁾⁽⁴⁾	5.0 Gb/s	_	_	0.15	UI
T _{J4.25}	Total jitter ⁽³⁾⁽⁴⁾	4.05.01./	_	_	0.30	UI
D _{J4.25}	Deterministic jitter ⁽³⁾⁽⁴⁾	4.25 Gb/s	_	_	0.15	UI
T _{J4.0L}	Total jitter ⁽³⁾⁽⁴⁾	4.0.05.7-(5)	_	_	0.32	UI
D _{J4.OL}	Deterministic jitter ⁽³⁾⁽⁴⁾	4.0 Gb/s ⁽⁵⁾	_	_	0.16	UI



Table 57: GTH Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Тур	Max	Units
T _{J3.2}	Total jitter ⁽³⁾⁽⁴⁾	2.2 Ch/s(6)	_	_	0.20	UI
D _{J3.2}	Deterministic jitter ⁽³⁾⁽⁴⁾	3.2 Gb/s ⁽⁶⁾ 2.5 Gb/s ⁽⁷⁾ 1.25 Gb/s ⁽⁸⁾	=	_	0.10	UI
T _{J2.5}	Total jitter ⁽³⁾⁽⁴⁾	2 F Ch/c(7)	_	_	0.20	UI
D _{J2.5}	Deterministic jitter ⁽³⁾⁽⁴⁾	2.5 Gb/s(/)	_	_	0.10	UI
T _{J1.25}	Total jitter ⁽³⁾⁽⁴⁾	1.25 Ch/s(8)	_	_	0.15	UI
D _{J1.25}	Deterministic jitter ⁽³⁾⁽⁴⁾	1.25 Gb/5(4)	_	_	0.06	UI
T _{J500}	Total jitter ⁽³⁾⁽⁴⁾	500 Mb/s ⁽⁹⁾	_	_	0.10	UI
D _{J500}	Deterministic jitter ⁽³⁾⁽⁴⁾	300 IVID/ \$\(^{\gamma}\)	-	_	0.03	UI

- 1. Using same REFCLK input with TX phase alignment enabled for up to four fully populated GTH Quads at maximum line rate.
- 2. Using QPLL_FBDIV = 40, 40-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL_FBDIV = 2, 40-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- 4. All jitter values are based on a bit-error ratio of 10⁻¹².
- 5. CPLL frequency at 2.0 GHz and TXOUT_DIV = 1.
- 6. CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.
- 7. CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.
- 8. CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.
- 9. CPLL frequency at 2.0 GHz and TXOUT_DIV = 4.

Table 58: GTH Transceiver Receiver Switching Characteristics

Symbol	Description	Condition	Min	Тур	Max	Units
F _{GTHRX}	Serial data rate		0.500	-	F _{GTHMAX}	Gb/s
T _{RXELECIDLE}	Time for RXELECIDLE to respond to lo data	oss or restoration of	_	10	-	ns
R _{XOOBVDPP}	OOB detect threshold peak-to-peak		60	-	150	mV
R _{XSST}	Receiver spread-spectrum tracking ⁽¹⁾	Modulated at 33 kHz	-5000	_	0	ppm
R _{XRL}	Run length (CID)		_	_	256	UI
		Bit rates ≤ 6.6 Gb/s	-1250	-	1250	ppm
R _{XPPMTOL}	Data/REFCLK PPM offset tolerance Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s -700 - 700 Bit rates > 8.0 Gb/s -200 - 200	ppm				
		Bit rates > 8.0 Gb/s	-200	_	200	ppm
SJ Jitter Tole	erance ⁽²⁾	ı		I	-	
J _{T_SJ16.3}	Sinusoidal jitter (QPLL) ⁽³⁾	16.3 Gb/s	0.30	_	_	UI
J _{T_SJ15}	Sinusoidal jitter (QPLL) ⁽³⁾	15.0 Gb/s	0.30	_	_	UI
J _{T_SJ14.1}	Sinusoidal jitter (QPLL) ⁽³⁾	14.1 Gb/s	0.30	_	_	UI
J _{T_SJ13.1}	Sinusoidal jitter (QPLL) ⁽³⁾	13.1 Gb/s	0.30	_	_	UI
J _{T_SJ12.5}	Sinusoidal jitter (QPLL) ⁽³⁾	12.5 Gb/s	0.30	_	_	UI
J _{T_SJ11.3}	Sinusoidal jitter (QPLL) ⁽³⁾	11.3 Gb/s	0.30	_	_	UI
J _{T_SJ10.3_QPLL}	Sinusoidal jitter (QPLL) ⁽³⁾	10.3 Gb/s	0.30	_	_	UI
J _{T_SJ10.3_CPLL}	Sinusoidal jitter (CPLL)(3)	10.3 Gb/s	0.30	_	_	UI
J _{T_SJ9.8}	Sinusoidal jitter (QPLL) ⁽³⁾	9.8 Gb/s	0.30	_	_	UI
J _{T_SJ8.0_QPLL}	Sinusoidal jitter (QPLL) ⁽³⁾	8.0 Gb/s	0.44	_	_	UI



Table 58: GTH Transceiver Receiver Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Тур	Max	Units
J _{T_SJ8.0_CPLL}	Sinusoidal jitter (CPLL) ⁽³⁾	8.0 Gb/s	0.42	-	_	UI
J _{T_SJ6.6_CPLL}	Sinusoidal jitter (CPLL) ⁽³⁾	6.6 Gb/s	0.44	-	_	UI
J _{T_SJ5.0}	Sinusoidal jitter (CPLL) ⁽³⁾	5.0 Gb/s	0.44	-	_	UI
J _{T_SJ4.25}	Sinusoidal jitter (CPLL)(3)	4.25 Gb/s	0.44	-	_	UI
J _{T_SJ4.0L}	Sinusoidal jitter (CPLL)(3)	4.0 Gb/s ⁽⁴⁾	0.45	_	_	UI
J _{T_SJ3.75}	Sinusoidal jitter (CPLL) ⁽³⁾	3.75 Gb/s	0.44	-	_	UI
J _{T_SJ3.2}	Sinusoidal jitter (CPLL) ⁽³⁾	3.2 Gb/s ⁽⁵⁾	0.45	-	_	UI
J _{T_SJ2.5}	Sinusoidal jitter (CPLL) ⁽³⁾	2.5 Gb/s ⁽⁶⁾	0.50	-	_	UI
J _{T_SJ1.25}	Sinusoidal jitter (CPLL) ⁽³⁾	1.25 Gb/s ⁽⁷⁾	0.50	-	_	UI
J _{T_SJ500}	Sinusoidal jitter (CPLL) ⁽³⁾	500 Mb/s	0.40	-	_	UI
SJ Jitter Tole	rance with Stressed Eye ⁽²⁾					
J _{T_TJSE3.2}	Total jitter with stressed eye ⁽⁸⁾	3.2 Gb/s	0.70	_	_	UI
J _{T_TJSE6.6}	- Total Jittel With Stressed eye	6.6 Gb/s	0.70	-	_	UI
J _{T_SJSE3.2}	Sinusoidal jitter with stressed eye ⁽⁸⁾	3.2 Gb/s	0.10	-	_	UI
J _{T_SJSE6.6}	- Sinusoidai jittei witti siressed eye	6.6 Gb/s	0.10	-	_	UI

- 1. Using RXOUT_DIV = 1, 2, and 4.
- 2. All jitter values are based on a bit error ratio of 10^{-12} .
- 3. The frequency of the injected sinusoidal jitter is 10 MHz.
- 4. CPLL frequency at 2.0 GHz and RXOUT_DIV = 1.
- 5. CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.
- 6. CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.
- 7. CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.
- 8. Composite jitter with RX equalizer enabled. DFE disabled.



GTH Transceiver Electrical Compliance

The *UltraScale Architecture GTH Transceiver User Guide* (<u>UG576</u>) contains recommended use modes that ensure compliance for the protocols listed in <u>Table 59</u>. The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

Table 59: GTH Transceiver Protocol List

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
CAUI-10	IEEE 802.3-2012	10.3125	Compliant
nPPI	IEEE 802.3-2012	10.3125	Compliant
10GBASE-KR	IEEE 802.3-2012	10.3125	Compliant
SFP+	SFF-8431 (SR and LR)	9.95328-11.10	Compliant
XFP	INF-8077i, revision 4.5	10.3125	Compliant
RXAUI	CEI-6G-SR	6.25	Compliant
5.0G Ethernet	IEEE 802.3bx (PAR)	5.0	Compliant
QSGMII	QSGMII v1.2 (Cisco Systems, ENG-46158)	5.0	Compliant
XAUI	IEEE 802.3-2012	3.125	Compliant
2.5G Ethernet	IEEE 802.3bx (PAR)	2.5	Compliant
1000BASE-X	IEEE 802.3-2012	1.25	Compliant
OTU2	ITU G.8251	10.709225	Compliant
OTU4 (OTL4.10)	OIF-CEI-11G-SR	11.180997	Compliant
OC-3/12/48/192	GR-253-CORE	0.1555–9.956	Compliant
Interlaken	OIF-CEI-6G, OIF-CEI-11G-SR	4.25–12.5	Compliant
PCIe Gen1, 2, 3	PCI Express Base 3.0	2.5, 5.0, and 8.0	Compliant
UHD-SDI ⁽¹⁾	SMPTE ST-2081 6G, SMPTE St-2082 12G	6 and 12	Compliant
SDI ⁽¹⁾	SMPTE 424M-2006	0.27—2.97	Compliant
Hybrid Memory Cube (HMC)	HMC-15G-SR	12.5 and 15.0	Compliant
CPRI	CPRI_v_6_1_2014-07-01	0.6144-12.165	Compliant
HDMI ⁽²⁾	HDMI 2.0	All	Compliant
Passive Optical Network (PON)	10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON	0.155–10.3125	Compliant
JESD204a/b	OIF-CEI-6G, OIF-CEI-11G	3.125–12.5	Compliant
Serial RapidIO	RapidIO Specification 3.1	1.25–10.3125	Compliant
DisplayPort (source only)	DP 1.2B CTS	1.62-5.4	Compliant
Fibre Channel	FC-PI-4	1.0625–14.025	Compliant
SATA Gen1, 2, 3	Serial ATA Revision 3.0 Specification	1.5, 3.0, and 6.0	Compliant
SAS Gen1, 2, 3	T10/BSR INCITS 519	3.0, 6.0, and 12.0	Compliant
SFI-5	OIF-SFI5-01.0	0.625–12.5	Compliant

- 1. SDI protocols require external circuitry to achieve compliance.
- 2. HDMI protocols require external circuitry to achieve compliance.



GTH Transceiver Protocol Jitter Characteristics

For Table 60 through Table 65, the *UltraScale Architecture GTH Transceiver User Guide* (<u>UG576</u>) contains recommended settings for optimal usage of protocol specific characteristics.

Table 60: Gigabit Ethernet Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units				
Gigabit Ethernet Transmitter Jitter Generation								
Total transmitter jitter (T_TJ)	1250	-	0.24	UI				
Gigabit Ethernet Receiver High Frequency Jitter Tolerance								
Total receiver jitter tolerance	1250	0.749	_	UI				

Table 61: XAUI Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units			
XAUI Transmitter Jitter Generation							
Total transmitter jitter (T_TJ)	3125	_	0.35	UI			
XAUI Receiver High Frequency Jitter Tolerance							
Total receiver jitter tolerance	3125	0.65	_	UI			

Table 62: PCI Express Protocol Characteristics (GTH Transceivers)(1)

Standard	Description	Condition	Line Rate (Mb/s)	Min	Max	Units
PCI Express Transi	mitter Jitter Genera	ition				
PCI Express Gen 1	Total transmitter jitte	r	2500	_	0.25	UI
PCI Express Gen 2	Total transmitter jitte	r	5000	_	0.25	UI
PCI Express Gen 3 ⁽²⁾	Total transmitter jitte	r uncorrelated	8000	_	31.25	ps
PCI Express Geri 3(4)	Deterministic transmi	tter jitter uncorrelated	8000	_	12	ps
PCI Express Receiv	er High Frequency	Jitter Tolerance				
PCI Express Gen 1	Total receiver jitter to	olerance	2500	0.65	_	UI
PCI Express Gen 2 ⁽²⁾	Receiver inherent tim	ing error	5000	0.40	-	UI
PCI Express Gen 24-7	Receiver inherent det	erministic timing error	5000	0.30	_	UI
		0.03 MHz-1.0 MHz		1.00	_	UI
PCI Express Gen 3 ⁽²⁾	Receiver sinusoidal jitter tolerance	1.0 MHz-10 MHz	8000	Note 3	_	UI
	10 MHz–100 MHz			0.10	-	UI

- 1. Tested per card electromechanical (CEM) methodology.
- 2. Using common REFCLK.
- 3. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20 dB/decade.



Table 63: CEI-6G and CEI-11G Protocol Characteristics (GTH Transceivers)

Description	Interface	Min	Max	Units						
CEI-6G Transmitter Jitter Generation										
Total transmitter jitter ⁽¹⁾	4976–6375	CEI-6G-SR	_	0.3	UI					
Total transmitter jitter	4970-0373	CEI-6G-LR	_	0.3	UI					
CEI-6G Receiver High Frequency Jitte	r Tolerance									
Total receiver litter teleropee(1)	4976–6375	CEI-6G-SR	0.6	_	UI					
Total receiver jitter tolerance ⁽¹⁾	4970-0375	CEI-6G-LR	0.95	_	UI					
CEI-11G Transmitter Jitter Generation	1		*							
Total transmitter jitter ⁽²⁾	9950–11100	CEI-11G-SR	_	0.3	UI					
Total transmitter jitter -/	9950-11100	CEI-11G-LR/MR	_	0.3	UI					
CEI-11G Receiver High Frequency Jitt	er Tolerance									
		CEI-11G-SR	0.65	_	UI					
Total receiver jitter tolerance ⁽²⁾	9950–11100	CEI-11G-MR	0.65	_	UI					
		CEI-11G-LR	0.825	_	UI					

- 1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
- 2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 64: SFP+ Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
SFP+ Transmitter Jitter Generation				
	9830.40 ⁽¹⁾			
	9953.00			
Total transmitter jitter	10312.50	_	0.28	UI
	10518.75			
	11100.00			
SFP+ Receiver Frequency Jitter Tolerance				·
	9830.40 ⁽¹⁾			
	9953.00			
Total receiver jitter tolerance	10312.50	0.7	_	UI
	10518.75			
	11100.00			

Notes:

1. Line rated used for CPRI over SFP+ applications.



Table 65: CPRI Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
CPRI Transmitter Jitter Generation				
	614.4	_	0.35	UI
	1228.8	-	0.35	UI
	2457.6	_	0.35	UI
Total transmitter jitter	3072.0	-	0.35	UI
	4915.2	_	0.3	UI
	6144.0	-	0.3	UI
	9830.4	-	Note 1	UI
CPRI Receiver Frequency Jitter Tolerance				*
	614.4	0.65	_	UI
	1228.8	0.65	-	UI
	2457.6	0.65	-	UI
Total receiver jitter tolerance	3072.0	0.65	-	UI
	4915.2	0.95	_	UI
	6144.0	0.95	-	UI
	9830.4	Note 1	-	UI

1. Tested per SFP+ specification, see Table 64.



GTY Transceiver Specifications

GTY Transceiver DC Input and Output Levels

Table 66 summarizes the DC specifications of the GTY transceivers in Virtex UltraScale FPGAs. Consult www.xilinx.com/products/technology/high-speed-serial for further details.

Table 66: GTY Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
		>10.3125 Gb/s	150	_	1250	mV
DV_PPIN	Differential peak-to-peak input voltage (external AC coupled)	6.6 Gb/s to 10.3125 Gb/s	150	_	1250	mV
	reitage (enternal / to coupled)	≤ 6.6 Gb/s	150	_	2000	mV
V _{IN}	Single-ended input voltage. Voltage measured at the pin referenced to GND.	DC coupled V _{MGTAVTT} = 1.2V	-400	_	V _{MGTAVTT}	mV
V _{CMIN}	Common mode input voltage	DC coupled V _{MGTAVTT} = 1.2V	_	2/3 V _{MGTAVTT}	_	mV
D _{VPPOUT}	Differential peak-to-peak output voltage ⁽¹⁾	Transmitter output swing is set to 0x1F	800 –		_	mV
		When remote RX is terminated to GND	V _{MGT}	AVTT/2 – D _{VPPO}	_{JT} /4	mV
V _{CMOUTDC}	Common mode output voltage: DC coupled (equation based)	When remote RX termination is floating	V _{MG}	_{TAVTT} – D _{VPPOU}	_T /2	mV
		When remote RX is terminated to V _{RX_TERM} (2)	V _{MGTAVTT} - D _\	$\frac{VPPOUT}{4} - \left(\frac{V_{MGTAVT}}{2}\right)$	T - V _{RX_TERM})	mV
V _{CMOUTAC}	Common mode output voltage: AC coupled	Equation based	V _{MG} ·	TAVTT – D _{VPPOU}	_T /2	mV
R _{IN}	Differential input resistance	_	100	_	Ω	
R _{OUT}	Differential output resistance	-	100	_	Ω	
T _{OSKEW}	Transmitter output pair (TXP and	-	_	5	ps	
C _{EXT}	Recommended external AC coupli	ng capacitor ⁽³⁾	_	100	_	nF

- 1. The output swing and pre-emphasis levels are programmable using the GTY transceiver attributes and can result in values lower than reported in this table.
- 2. $V_{RX\ TERM}$ is the remote RX termination voltage.
- 3. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 6: Single-Ended Peak-to-Peak Voltage






Figure 7: Differential Peak-to-Peak Voltage

Table 67 summarizes the DC specifications of the clock input of the GTY transceivers in Virtex UltraScale FPGAs. Consult www.xilinx.com/products/technology/high-speed-serial for further details.

Table 67: GTY Transceiver Clock DC Input Level Specification

Symbol	DC Parameter	Min	Тур	Max	Units
V _{IDIFF}	Differential peak-to-peak input voltage	250	-	2000	mV
R _{IN}	Differential input resistance	_	100	-	Ω
C _{EXT}	Required external AC coupling capacitor	_	10	_	nF

Table 68: GTY Transceiver Clock Output Level Specification

Symbol	Description	Conditions	Min	Тур	Max	Units
V _{OL}	Output Low voltage for P and N	$R_T = 100\Omega$ across P and N signals	_	400	_	mV
V_{OH}	Output High voltage for P and N	$R_T = 100\Omega$ across P and N signals	-	760	-	mV
V _{DDOUT}	Differential output voltage (P-N), P = High (N-P), N = High	$R_T = 100\Omega$ across P and N signals	-	±360	-	mV
V _{CMOUT}	Common mode voltage	$R_T = 100\Omega$ across P and N signals	_	580	_	mV



GTY Transceiver Switching Characteristics

Consult www.xilinx.com/products/technology/high-speed-serial for further information.

Table 69: GTY Transceiver Performance

				Speed	Grades	and V _{CC}	INT Ope	rating V	oltages	;	
Symbol	Description	Output Divider		1.0V			0.9	95 V		Units	
		Dividei	,	-3		1H		-2		-1	
F _{GTYMAX}	GTY maximum	line rate	3	0.5	2!	5.8	28	28.21		2.5	Gb/s
F _{GTYMIN}	GTY minimum li	ine rate	0.5 0.5 0.5 0.5					Gb/s			
			Min	Max	Min	Max	Min	Max	Min	Max	
		1	4.0	12.5	4.0	12.5	4.0	12.5	4.0	8.5	Gb/s
		2	2.0	6.25	2.0	6.25	2.0	6.25	2.0	4.25	Gb/s
С	CPLL line rate	4	1.0	3.125	1.0	3.125	1.0	3.125	1.0	2.125	Gb/s
F _{GTYCRANGE}	range ⁽¹⁾	8	0.5	1.5625	0.5	1.5625	0.5	1.5625	0.5	1.0625	Gb/s
		16				N	/A				Gb/s
		32				N	/A				Gb/s
			Min	Max	Min	Max	Min	Max	Min	Max	
		1 ⁽²⁾	19.6	30.5 ⁽³⁾	19.6	25.8	19.6	28.21	N/A	N/A	Gb/s
		1 ⁽⁴⁾	9.8	16.375	9.8	16.375	9.8	16.375	9.8	12.5	Gb/s
Е	QPLL0 line rate range	2 ⁽⁴⁾	4.9	8.1875	4.9	8.1875	4.9	8.1875	4.9	8.1875	Gb/s
F _{GTYQRANGE1}		4 ⁽⁴⁾	2.45	4.09375	2.45	4.09375	2.45	4.09375	2.45	4.09375	Gb/s
		8(4)	1.225	2.04688	1.225	2.04688	1.225	2.04688	1.225	2.04688	Gb/s
		16 ⁽⁴⁾	0.6125	1.02344	0.6125	1.02344	0.6125	1.02344	0.6125	1.02344	Gb/s
			Min	Max	Min	Max	Min	Max	Min	Max	
		1 ⁽⁵⁾	16.0	26.0	16.0	26.0	16.0	26.0	N/A	N/A	Gb/s
		1(6)	8.0	13.0	8.0	13.0	8.0	13.0	8.0	12.5	Gb/s
Е	QPLL1 line rate	2 ⁽⁶⁾	4.0	6.5	4.0	6.5	4.0	6.5	4.0	6.5	Gb/s
F _{GTYQRANGE2}	range	4(6)	2.0	3.25	2.0	3.25	2.0	3.25	2.0	3.25	Gb/s
		8(6)	1.0	1.625	1.0	1.625	1.0	1.625	1.0	1.625	Gb/s
		16 ⁽⁶⁾	0.5	0.8125	0.5	0.8125	0.5	0.8125	0.5	0.8125	Gb/s
			Min	Max	Min	Max	Min	Max	Min	Max	
F _{CPLLRANGE}	CPLL frequency	range	2.0	6.25	2.0	6.25	2.0	6.25	2.0	4.25	GHz
F _{QPLLORANGE}	QPLL0 frequenc	y range	9.8	16.375	9.8	16.375	9.8	16.375	9.8	16.375	GHz
F _{QPLL1RANGE}	QPLL1 frequence	y range	8.0	13.0	8.0	13.0	8.0	13.0	8.0	13.0	GHz

- 1. The values listed are the rounded results of the calculated equation (2 x CPLL_Frequency)/Output_Divider.
- 2. The values listed are the rounded results of the calculated equation (2 x QPLL0_Frequency)/Output_Divider. These values are for line rates greater than 16.375 Gb/s.
- 3. This value is limited by F_{GTYMAX}.
- 4. The values listed are rounded results from calculated equation (QPLL0_Frequency)/Output_Divider.
- 5. The values listed are the rounded results of the calculated equation (2 x QPLL1_Frequency)/Output_Divider. These values are for line rates greater than 16.375 Gb/s.
- The values listed are rounded results from calculated equation (QPLL1_Frequency)/Output_Divider.





Table 70: GTY Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	All Devices	Units
F _{GTYDRPCLK}	GTYDRPCLK maximum frequency	250	MHz

Table 71: GTY Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	Min	Тур	Max	Units
F _{GCLK}	Reference clock frequency range		60	-	820	MHz
T _{RCLK}	Reference clock rise time	20% – 80%	_	200	_	ps
T _{FCLK}	Reference clock fall time	80% – 20%	_	200	_	ps
T _{DCREF}	Reference clock duty cycle	Transceiver PLL only	40	50	60	%




Figure 8: Reference Clock Timing Parameters

Table 72: GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask (1)

Symbol	Description	Offset Frequency	Min	Тур	Max	Units
	OPLLO/OPLL1 reference clock select	10 kHz	_	-	-112	
	phase noise mask at REFCLK frequency = 156.25 MHz.	100 kHz	_	_	-128	dBc/Hz
		1 MHz	_	-	-145	
	QPLLO/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	_	-	-103	
QPLL _{REFCLKMASK}		100 kHz	_	-	-123	dBc/Hz
		1 MHz	_	-	-143	
	QPLLO/QPLL1 reference clock select phase noise mask at REFCLK frequency =625 MHz.	10 kHz	_	-	-98	
		100 kHz	_	-	-117	dBc/Hz
		1 MHz	_	_	-140	



Table 72: GTY Transceiver Reference Clock Oscillator Selection Phase Noise Mask⁽¹⁾ (Cont'd)

Symbol	Description	Offset Frequency	Min	Тур	Max	Units
		10 kHz	_	_	-112	
	CPLL reference clock select phase noise mask at REFCLK frequency = 156.25 MHz.	100 kHz	_	-	-128	dBc/Hz
		1 MHz	_	_	-145	ubc/HZ
		50 MHz	_	_	-145	
	CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz.	10 kHz	_	_	-103	
CDLI		100 kHz	_	_	-123	dBc/Hz
CPLL _{REFCLKMASK}		1 MHz	_	_	-143	
		50 MHz	_	_	-145	
		10 kHz	_	_	-98	
	CPLL reference clock select phase noise	100 kHz	_	_	-117	dDo/Uz
	mask at REFCLK frequency = 625 MHz.	1 MHz	_	_	-140	- dBc/Hz
		50 MHz	_	-	-144	

Table 73: GTY Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	Min	Тур	Max	Units
T _{LOCK}	Initial PLL lock			_	1	ms
T _{DLOCK} adaptation feedback e	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock	-	50,000	37 x 10 ⁶	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.	the clock data recovery (CDR) to the data present at the input.	-	50,000	2.3 x 10 ⁶	UI

Table 74: GTY Transceiver User Clock Switching Characteristics (1)

		Data Width Conditions		Speed Grades and V _{CCINT} Operating Voltages					
Symbol	Descriptio (Bit)		1.0	1.0V		0.95V			
		Internal Logic	Interconnec t Logic	-3	-1H	-2	-1	S	
F _{TXOUTPMA}	TXOUTCLK maximum frequency sourced from OUTCLKPMA			511.719	511.719	511.719	390.625	MHz	
F _{RXOUTPMA}	RXOUTCLK maximum frequency sourced from OUTCLKPMA			511.719	511.719	511.719	390.625	MHz	
F _{TXOUTPROGDIV}	TXOUTCLK maximum frequency sourced from TXPROGDIVCLK			511.719	511.719	511.719	511.719	MHz	
F _{RXOUTPROGDIV}	RXOUTCLK maximum frequency sourced from RXPROGDIVCLK			511.719	511.719	511.719	511.719	MHz	

^{1.} For reference clock frequencies not in this table, use the phase-noise mask for the nearest reference clock frequency.



Table 74: GTY Transceiver User Clock Switching Characteristics (1)

	Doscriptio	Cor	a Width nditions	V	Speed Gr CCINT Opera		es	
Symbol	Descriptio n		(Bit)	1.0	ov	0.95V		Unit s
		Internal Logic	Interconnec t Logic	-3	-1H	-2	-1	
		16	16, 32	511.719	402.832	511.719	390.625	MHz
		32	32, 64	511.719	402.832	511.719	390.625	MHz
_	TXUSRCLK maximum	64	64, 128	476.563	402.832	440.781	195.313	MHz
F _{TXIN}	frequency	20	20, 40	409.375	322.266	409.375	312.500	MHz
		40	40, 80	409.375	322.266	409.375	312.500	MHz
		80	80, 160	381.250	322.266	352.625	156.250	MHz
RXUSRCLK		16	16, 32	511.719	402.832	511.719	390.625	MHz
		32	32, 64	511.719	402.832	511.719	390.625	MHz
		64	64, 128	476.563	402.832	440.781	195.313	MHz
F _{RXIN}	maximum frequency	20	20, 40	409.375	322.266	409.375	312.500	MHz
		40	40, 80	409.375	322.266	409.375	312.500	MHz
		80	80, 160	381.250	322.266	352.625	156.250	MHz
		16	16	511.719	402.832	511.719	390.625	MHz
		16	32	511.719	201.416	511.719	390.625	MHz
		32	32	511.719	402.832	511.719	390.625	MHz
		32	64	476.563	201.416	440.781	195.313	MHz
		64	64	476.563	402.832	440.781	195.313	MHz
_	TXUSRCLK2	64	128	238.281	201.416	220.391	97.656	MHz
F _{TXIN2}	maximum frequency	20	20	409.375	322.266	409.375	312.500	MHz
	. ,	20	40	409.375	161.133	409.375	312.500	MHz
		40	40	409.375	322.266	409.375	312.500	MHz
		40	80	381.250	161.133	352.625	156.250	MHz
		80	80	381.250	322.266	352.625	156.250	MHz
		80	160	190.625	161.133	176.313	78.125	MHz



Table 74: GTY Transceiver User Clock Switching Characteristics (1)

Complete	Dagawinatia	Data Width Conditions		Speed Grades and V _{CCINT} Operating Voltages				
Symbol	Descriptio n		(Bit)	1.0V		0.9	95 V	Unit s
		Internal Logic	Interconnec t Logic	-3	-1H	-2	-1	
		16	16	511.719	402.832	511.719	390.625	MHz
		16	32	511.719	201.416	511.719	390.625	MHz
		32	32	511.719	402.832	511.719	390.625	MHz
		32	64	476.563	201.416	440.781	195.313	MHz
		64	64	476.563	402.832	440.781	195.313	MHz
_	RXUSRCLK2 maximum	64	128	238.281	201.416	220.391	97.656	MHz
F _{RXIN2}	frequency	20	20	409.375	322.266	409.375	312.500	MHz
		20	40	409.375	161.133	409.375	312.500	MHz
		40	40	409.375	322.266	409.375	312.500	MHz
		40	80	381.250	161.133	352.625	156.250	MHz
		80	80	381.250	322.266	352.625	156.250	MHz
		80	160	190.625	161.133	176.313	78.125	MHz

1. Clocking must be implemented as described in the *UltraScale Architecture GTY Transceiver User Guide* (<u>UG578</u>).



Table 75: GTY Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Тур	Max	Units
F _{GTYTX}	Serial data rate range		0.500	_	F _{GTYMAX}	Gb/s
T _{RTX}	TX rise time	20%–80%	_	21	_	ps
T _{FTX}	TX fall time	80%–20%	_	21	_	ps
T _{LLSKEW}	TX lane-to-lane skew ⁽¹⁾		_	_	500	ps
V _{TXOOBVDPP}	Electrical idle amplitude		_	_	15	mV
T _{TXOOBTRANSITION}	Electrical idle transition time		_	_	140	ns
T _{J30.5_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	20 F Ch/o	_	-	0.32	UI
D _{J30.5_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	- 30.5 Gb/s	_	_	0.17	UI
T _{J28.2_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	20.2.65/-	_	_	0.30	UI
D _{J28.2_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	28.2 Gb/s	_	_	0.17	UI
T _{J25.78_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	25 70 Ch /-	_	_	0.30	UI
D _{J25.78_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	25.78 Gb/s	_	_	0.17	UI
T _{J16.3_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	11.0011	1	_	0.28	UI
D _{J16.3_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	16.3 Gb/s	_	_	0.17	UI
T _{J15_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	15.0.01./	_	_	0.28	UI
D _{J15_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	15.0 Gb/s	_	_	0.17	UI
T _{J14.1_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	111011	_	_	0.28	UI
D _{J14.1_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	14.1 Gb/s	_	_	0.17	UI
T _{J14.025_QPLL}	Total jitter ⁽²⁾⁽⁴⁾		_	_	0.28	UI
D _{J14.025_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	14.025 Gb/s	_	_	0.17	UI
T _{J13.1_QPLL}	Total jitter ⁽²⁾⁽⁴⁾		_	_	0.28	UI
D _{J13.1_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	- 13.1 Gb/s	1	_	0.17	UI
T _{J12.5_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	10 5 01 /	_	_	0.28	UI
D _{J12.5_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	– 12.5 Gb/s	_	_	0.17	UI
T _{J12.5_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	10 5 01 /	_	_	0.33	UI
D _{J12.5_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾	12.5 Gb/s	_	_	0.17	UI
T _{J11.3_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	11 2 Ch /-	_	_	0.28	UI
D _{J11.3_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	– 11.3 Gb/s	_	_	0.17	UI
T _{J10.3_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	10 2125 Cb /-	_	_	0.28	UI
D _{J10.3_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	- 10.3125 Gb/s	_	_	0.17	UI
T _{J10.3_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	40.0405.01./	_	_	0.33	UI
D _{J10.3_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾	10.3125 Gb/s	_	_	0.17	UI
T _{J9.953_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	0.050.01./	_	_	0.28	UI
D _{J9.953_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	9.953 Gb/s	1	_	0.17	UI
T _{J9.8_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	0.001.4	_	_	0.28	UI
D _{J9.8_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	9.8 Gb/s	_	_	0.17	UI
T _{J8.0_QPLL}	Total jitter ⁽²⁾⁽⁴⁾	0.5.51	_	_	0.28	UI
D _{J8.0_QPLL}	Deterministic jitter ⁽²⁾⁽⁴⁾	8.0 Gb/s	_	_	0.17	UI
T _{J8.0_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	0.001	_	_	0.32	UI
D _{J8.0_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾	8.0 Gb/s	_	_	0.17	UI



Table 75: GTY Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Тур	Max	Units
T _{J6.6_CPLL}	Total jitter ⁽³⁾⁽⁴⁾	6.6 Gb/s	_	_	0.30	UI
D _{J6.6_CPLL}	Deterministic jitter ⁽³⁾⁽⁴⁾	0.0 Gb/5	_	_	0.15	UI
T _{J5.0}	Total jitter ⁽³⁾⁽⁴⁾	E O Ch/c	_	-	0.30	UI
D _{J5.0}	Deterministic jitter ⁽³⁾⁽⁴⁾	5.0 Gb/s	_	_	0.15	UI
T _{J4.25}	Total jitter ⁽³⁾⁽⁴⁾	4.25 Gb/s	_	-	0.30	UI
D _{J4.25}	Deterministic jitter ⁽³⁾⁽⁴⁾	4.25 Gb/S	_	_	0.15	UI
T _{J4.00L}	Total jitter ⁽³⁾⁽⁴⁾	4.00 Gb/s	_	_	0.32	UI
D _{J4.00L}	Deterministic jitter ⁽³⁾⁽⁴⁾	4.00 Gb/S	_	_	0.16	UI
T _{J3.75}	Total jitter ⁽³⁾⁽⁴⁾	2.75 Ch/o	_	_	0.20	UI
D _{J3.75}	Deterministic jitter ⁽³⁾⁽⁴⁾	3.75 Gb/s	_	_	0.10	UI
T _{J3.20}	Total jitter ⁽³⁾⁽⁴⁾	3.20 Gb/s ⁽⁵⁾	_	_	0.20	UI
D _{J3.20}	Deterministic jitter ⁽³⁾⁽⁴⁾	3.20 Gb/S(8)	_	_	0.10	UI
T _{J2.5}	Total jitter ⁽³⁾⁽⁴⁾	2.5 Gb/s ⁽⁶⁾	_	_	0.20	UI
D _{J2.5}	Deterministic jitter ⁽³⁾⁽⁴⁾	2.5 GD/S(0)	_	_	0.10	UI
T _{J1.25}	Total jitter ⁽³⁾⁽⁴⁾	1.25 Gb/s ⁽⁷⁾	_	_	0.15	UI
D _{J1.25}	Deterministic jitter ⁽³⁾⁽⁴⁾	1.25 GD/S(//	_	_	0.05	UI
T _{J500}	Total jitter ⁽³⁾⁽⁴⁾	500 MHz /	_	_	0.10	UI
D _{J500}	Deterministic jitter ⁽³⁾⁽⁴⁾	- 500 Mb/s -	_	_	0.05	UI

- 1. Using same REFCLK input with TX phase alignment enabled for up to four fully-populated GTY Quads at maximum line rate.
- 2. Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- 4. All jitter values are based on a bit-error ratio of 10⁻¹².
- 5. CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.
- 6. CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.
- 7. CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.

Table 76: GTY Transceiver Receiver Switching Characteristics

Symbol	Description	Condition	Min	Тур	Max	Units			
F _{GTYRX}	Serial data rate		0.500	_	F _{GTYMAX}	Gb/s			
T _{RXELECIDLE}	Time for RXELECIDLE to respond to lo data	-	10	_	ns				
R _{XOOBVDPP}	OOB detect threshold peak-to-peak	60	_	150	mV				
R _{XSST}	Receiver spread-spectrum tracking ⁽¹⁾	Modulated at 33 kHz	-5000	_	0	ppm			
R _{XRL}	Run length (CID)		-	_	256	UI			
	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	-1250	_	1250	ppm			
R _{XPPMTOL}		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	-700	_	700	ppm			
		Bit rates > 8.0 Gb/s	-200	_	200	ppm			
SJ Jitter Toler	SJ Jitter Tolerance ⁽²⁾								
J _{T_SJ30.5}	Sinusoidal jitter (QPLL) ⁽³⁾	30.5 Gb/s	0.20	_	-	UI			
J _{T_SJ28.2}	Sinusoidal jitter (QPLL) ⁽³⁾	28.2 Gb/s	0.25	_	_	UI			



Table 76: GTY Transceiver Receiver Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Тур	Max	Units
J _{T_SJ25.78}	Sinusoidal jitter (QPLL) ⁽³⁾	25.78 Gb/s	0.25	_	-	UI
J _{T_SJ16.375}	Sinusoidal jitter (QPLL) ⁽³⁾	16.375 Gb/s	0.30	_	_	UI
J _{T_SJ15}	Sinusoidal jitter (QPLL) ⁽³⁾	15.0 Gb/s	0.30	_	_	UI
J _{T_SJ14.1}	Sinusoidal jitter (QPLL) ⁽³⁾	14.1 Gb/s	0.30	_	_	UI
J _{T_SJ13.1}	Sinusoidal jitter (QPLL) ⁽³⁾	13.1 Gb/s	0.30	_	_	UI
J _{T_SJ12.5_QPLL}	Sinusoidal jitter (QPLL) ⁽³⁾	12.5 Gb/s	0.30	_	_	UI
J _{T_SJ12.5_CPLL}	Sinusoidal jitter (QPLL) ⁽³⁾	12.5 Gb/s	0.30	_	_	UI
J _{T_SJ11.3_QPLL}	Sinusoidal jitter (QPLL)(3)	11.3 Gb/s	0.30	_	_	UI
J _{T_SJ10.32_QPLL}	Sinusoidal jitter (QPLL) ⁽³⁾	10.32 Gb/s	0.30	_	_	UI
J _{T_SJ10.32_CPLL}	Sinusoidal jitter (CPLL) ⁽³⁾	10.32 Gb/s	0.30	_	_	UI
J _{T_SJ9.8}	Sinusoidal jitter (QPLL)(3)	9.8 Gb/s	0.30	_	_	UI
J _{T_SJ8.0_QPLL}	Sinusoidal jitter (QPLL) ⁽³⁾	8.0 Gb/s	0.44	_	_	UI
J _{T_SJ8.0_CPLL}	Sinusoidal jitter (CPLL)(3)	8.0 Gb/s	0.42	_	_	UI
J _{T_SJ6.6_CPLL}	Sinusoidal jitter (CPLL)(3)	6.6 Gb/s	0.44	_	_	UI
J _{T_SJ5.0}	Sinusoidal jitter (CPLL) ⁽³⁾	5.0 Gb/s	0.44	_	_	UI
J _{T_SJ4.25}	Sinusoidal jitter (CPLL)(3)	4.25 Gb/s	0.44	_	_	UI
J _{T_SJ4.00L}	Sinusoidal jitter (CPLL)(3)	4.0 Gb/s	0.45	_	_	UI
J _{T_SJ3.75}	Sinusoidal jitter (CPLL)(3)	3.75 Gb/s	0.45	_	_	UI
J _{T_SJ3.20}	Sinusoidal jitter (CPLL)(3)	3.2 Gb/s ⁽⁴⁾	0.45	_	_	UI
J _{T_SJ2.5}	Sinusoidal jitter (CPLL)(3)	2.5 Gb/s ⁽⁵⁾	0.50	_	_	UI
J _{T_SJ1.25}	Sinusoidal jitter (CPLL)(3)	1.25 Gb/s ⁽⁶⁾	0.50	_	_	UI
J _{T_SJ500}	Sinusoidal jitter (CPLL)(3)	500 Mb/s	0.50	_	_	UI
SJ Jitter Toler	rance with Stressed Eye ⁽²⁾		•		•	•
J _{T_TJSE3.2}	Total litter with stressed eve(7)	3.2 Gb/s	0.7	_	_	UI
J _{T_TJSE6.6}	Total jitter with stressed eye ⁽⁷⁾	6.6 Gb/s	0.7	_	_	UI
J _{T_SJSE3.2}	Sinuspidal litter with etroped ave (7)	3.2 Gb/s	0.7	_	_	UI
J _{T_SJSE6.6}	Sinusoidal jitter with stressed eye ⁽⁷⁾	6.6 Gb/s	0.7	_	_	UI

- 1. Using RXOUT_DIV = 1, 2, and 4.
- 2. All jitter values are based on a bit error ratio of 10^{-12} .
- 3. The frequency of the injected sinusoidal jitter is 80 MHz.
- 4. CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.
- 5. CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.
- 6. CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.
- 7. Composite jitter with RX equalizer enabled. DFE disabled.



GTY Transceiver Electrical Compliance

The *UltraScale Architecture GTY Transceiver User Guide* (<u>UG578</u>) contains recommended use modes that ensure compliance for the protocols listed in <u>Table 77</u>. The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

Table 77: GTY Transceiver Protocol List

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
CAUI-4	IEEE 802.3-2012	25.78125	Compliant
28 Gb/s Backplane	CEI-25G-LR	25–28.05	Compliant
Interlaken	OIF-CEI-6G, OIF-CEI-11GSR, OIF-CEI-28G-MR	4.25–25.78125	Compliant
100GBASE-KR4	IEEE 802.3bj-2014, CEI-25G-LR	25.78125	Compliant ⁽¹⁾
OTU4 (OTL4.4)	OIF-CEI-28G-VSR	27.952493	Compliant
CAUI-10	IEEE 802.3-2012	10.3125	Compliant
nPPI	IEEE 802.3-2012	10.3125	Compliant
10GBASE-KR	IEEE 802.3-2012	10.3125	Compliant
SFP+	SFF-8431 (SR and LR)	9.95328-11.10	Compliant
XFP	INF-8077i, Revision 4.5	10.3125	Compliant
RXAUI	CEI-6G-SR	6.25	Compliant
XAUI	IEEE 802.3-2012	3.125	Compliant
1000BASE-X	IEEE 802.3-2012	1.25	Compliant
OTU2	ITU G.8251	10.709225	Compliant
OTU4 (OTL4.10)	OIF-CEI-11G-SR	11.180997	Compliant
OC-3/12/48/192	GR-253-CORE	0.1555-9.956	Compliant
PCIe Gen1, 2, 3	PCI Express Base 3.0	2.5, 5.0, and 8.0	Compliant
SDI	SMPTE 424M-2006	0.27-2.97	Compliant
Hybrid Memory Cube (HMC)	HMC-15G-SR	12.5 and 15.0	Compliant
CPRI	CPRI_v_6_1_2014-07-01	0.6144-12.165	Compliant
Passive Optical Network (PON)	10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON	0.155–10.3125	Compliant
JESD204a/b	OIF-CEI-6G, OIF-CEI-11G	3.125–12.5	Compliant
Serial RapidIO	RapidIO Specification 3.1	1.25–10.3125	Compliant
DisplayPort (Source Only)	DP 1.2B CTS	1.62–5.4	Compliant
Fibre Channel	FC-PI-4	1.0625–14.025	Compliant
SATA Gen1, 2, 3	Serial ATA Revision 3.0 Specification	1.5, 3.0, and 6.0	Compliant
SAS Gen1, 2, 3	T10/BSR INCITS 519	3.0, 6.0, and 12.0	Compliant
SFI-5	OIF-SFI5-01.0	0.625 - 12.5	Compliant
-	t e e e e e e e e e e e e e e e e e e e		•

Notes:

1. 25 dB loss at Nyquist without FEC.



GTY Transceiver Protocol Jitter Characteristics

For Table 78 through Table 82, the *UltraScale Architecture GTY Transceiver User Guide* (<u>UG578</u>) contains recommended settings for optimal usage of protocol specific characteristics.

Table 78: Gigabit Ethernet Protocol Characteristics (GTY Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
Gigabit Ethernet Transmitter Jitter Generation				
Total transmitter jitter (T_TJ)	1250	-	0.24	UI
Gigabit Ethernet Receiver High Frequency Jitte	er Tolerance			
Total receiver jitter tolerance	1250	0.749	_	UI

Table 79: XAUI Protocol Characteristics (GTY Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
XAUI Transmitter Jitter Generation				
Total transmitter jitter (T_TJ)	3125	_	0.35	UI
XAUI Receiver High Frequency Jitter Tolerance	•			
Total receiver jitter tolerance	3125	0.65	_	UI

Table 80: CEI-6G and CEI-11G Protocol Characteristics (GTY Transceivers)

Description	Line Rate (Mb/s)	Interface	Min	Max	Units
CEI-6G Transmitter Jitter Generation					
Total transmitter jitter ⁽¹⁾	4976–6375	CEI-6G-SR	_	0.3	UI
Total transmitter jitter (7)	4970-0373	CEI-6G-LR	_	0.3	UI
CEI-6G Receiver High Frequency Jitter	r Tolerance				
Total receiver jitter tolerance ⁽¹⁾	4976–6375	CEI-6G-SR	0.6	_	UI
Total receiver Jitter tolerance(1)	4970-0375	CEI-6G-LR	0.95	_	UI
CEI-11G Transmitter Jitter Generation	1				
Total transmitter jitter ⁽²⁾	9950–11100	CEI-11G-SR	_	0.3	UI
Total transmitter jitter (=)	9950-11100	CEI-11G-LR/MR	_	0.3	UI
CEI-11G Receiver High Frequency Jitte	er Tolerance				
		CEI-11G-SR	0.65	_	UI
Total receiver jitter tolerance ⁽²⁾	9950–11100	CEI-11G-MR	0.65	_	UI
		CEI-11G-LR	0.825	_	UI

- 1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
- 2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.



Table 81: SFP+ Protocol Characteristics (GTY Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
SFP+ Transmitter Jitter Generation				
	9830.40 ⁽¹⁾			
	9953.00			
Total transmitter jitter	10312.50	_	0.28	UI
	10518.75			
	11100.00			
SFP+ Receiver Frequency Jitter Tolerance				
	9830.40 ⁽¹⁾			
	9953.00			
Total receiver jitter tolerance	10312.50	0.7	_	UI
	10518.75			
	11100.00			

Table 82: CPRI Protocol Characteristics (GTY Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
CPRI Transmitter Jitter Generation				
	614.4	_	0.35	UI
	1228.8	-	0.35	UI
	2457.6	_	0.35	UI
otal transmitter jitter	3072.0	_	0.35	UI
	4915.2	-	0.3	UI
	6144.0	_	0.3	UI
	9830.4	-	Note 1	UI
CPRI Receiver Frequency Jitter Tolerance				
	614.4	0.65	_	UI
	1228.8	0.65	_	UI
	2457.6	0.65	_	UI
Total receiver jitter tolerance	3072.0	0.65	_	UI
	4915.2	0.95	_	UI
	6144.0	0.95	_	UI
	9830.4	Note 1	_	UI

Notes

1. Tested per SFP+ specification, see Table 81.

^{1.} Line rated used for CPRI over SFP+ applications.



Integrated Interface Block for Interlaken

More information and documentation on solutions using the integrated interface block for Interlaken can be found at <u>UltraScale Interlaken</u>. The *UltraScale Architecture and Product Overview* (<u>DS890</u>) lists the Virtex UltraScale FPGAs that include this block.

Table 83: Maximum Performance for Interlaken Designs

			Speed G	rades an	d V _{CCINT}	Operatir	ng Volt	ages		11	
Symbol	Description	1.0V				0.95V				Unit s	
			3	-1	Н	-2		-	1		
F _{RX_SERDES_CLK}	Receive serializer/ deserializer clock	402.84		402	.84	402.	402.84 1		5.32	MHz	
F _{TX_SERDES_CLK}	Transmit serializer/ deserializer clock	402.84 402.84		402.84		402.84		195	5.32	MHz	
F _{DRP_CLK}	Dynamic reconfiguration port clock	250	250.00 25		.00	250.00		250.00 250.00		0.00	MHz
		Min	Max	Min	Max	Min	Max	Min	Max		
_	Interlaken core clock	300.00(1)	120.40	300.00(1)	429.69	300.00(1)	420.40	200.00	322.27	MHz	
F _{CORE_CLK}	interiaken core ciock	412.50 ⁽²⁾	12.50 ⁽²⁾ 429.69		412.50 ⁽²⁾		429.09	300.00	322.21	IVITZ	
F _{LBUS_CLK}	Interlaken local bus clock	300.00	349.52	300.00	349.52	300.00	349.52	300.00	322.27	MHz	

Notes:

- The minimum value for CORE_CLK is 300 MHz for the 12 x 12.5G Interlaken configuration.
- 2. The minimum value for CORE_CLK is 412.5 MHz for the 6 x 25.78125G Interlaken configuration. This 6 x 25.78125G configuration is not supported in the lane logic-only mode.

Integrated Interface Block for 100G Ethernet MAC and PCS

More information and documentation on solutions using the integrated 100 Gb/s Ethernet block can be found at <u>UltraScale Integrated 100G Ethernet MAC/PCS</u>.

Table 84: Maximum Performance for 100G Ethernet Designs

		V _{cc}	ges			
Symbol	Description	1.0	ov	0.9	Units	
		-3	-1H	-2	-1	
F _{TX_CLK}	Transmit clock	322.27	322.27	322.27	322.27	MHz
F _{RX_CLK}	Receive clock	322.27	322.27	322.27	322.27	MHz
F _{RX_SERDES_CLK}	Receive serializer/deserializer clock	322.27	322.27	322.27	322.27	MHz
F _{DRP_CLK}	Dynamic reconfiguration port clock	250.00	250.00	250.00	250.00	MHz



Integrated Interface Block for PCI Express Designs

More information and documentation on solutions for PCI Express designs can be found at PCI Express.

Table 85: Maximum Performance for PCI Express Designs

		Speed Grades and V _{CCINT} Operating Voltages					
Symbol Description		1.	OV	0.9	95V	Units	
		-3	-1H	-2	-1		
F _{PIPECLK}	Pipe clock maximum frequency	250.00	250.00	250.00	250.00	MHz	
F _{CORECLK}	Core clock maximum frequency	500.00	500.00(1)	500.00	500.00 ⁽¹⁾	MHz	
F _{USERCLK}	User clock maximum frequency	250.00	250.00	250.00	250.00	MHz	
F _{DRPCLK}	DRP clock maximum frequency	250.00	250.00	250.00	250.00	MHz	

Notes:

System Monitor Specifications

Table 86: SYSMON Specifications

Parameter	Symb ol	Comments/Conditions	Min	Тур	Max	Units				
$V_{CCADC} = 1.8V \pm 3\%, V_{REFP} =$	$_{CCADC} = 1.8V \pm 3\%$, $V_{REFP} = 1.25V$, $V_{REFN} = 0V$, $ADCCLK = 5.2$ MHz, $T_j = -40^{\circ}$ C to 100° C, typical values at $T_j = 40^{\circ}$ C									
ADC Accuracy ⁽¹⁾										
Resolution			10	_	_	Bits				
Integral nonlinearity ⁽²⁾	INL		_	_	±2	LSBs				
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic	_	_	±1	LSBs				
Offset error		Offset calibration enabled	_	_	±2	LSBs				
Gain error			_	_	±0.4	%				
Sample rate			_	_	0.2	MS/s				
RMS code noise		External 1.25V reference	_	_	1	LSBs				
RIVIS Code Hoise		On-chip reference	_	1	_	LSBs				
ADC Accuracy at Extende	ed Temp	eratures								
Resolution		$(T_j = -55^{\circ}C \text{ to } 125^{\circ}C)$	10	_	_	Bits				
Integral nonlinearity	INL	$(T_j = -55^{\circ}C \text{ to } 125^{\circ}C)$	_	_	±2					
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic. ($T_j = -55^{\circ}\text{C}$ to 125°C)	_	_	±1	LSBs				

PCI Express x8 Gen3 operation is supported in -2 and -3 speed grades. Refer to the UltraScale Architecture Gen3
 Integrated Block for PCI Express v4.1 User Guide (PG156) for information regarding x8 Gen 3 operation in the -1 speed grade.



Table 86: SYSMON Specifications (Cont'd)

Parameter	Symb ol	Comments/Conditions	Min	Тур	Max	Units
Analog Inputs ⁽²⁾						
		Unipolar operation	0	-	1	V
ADC input ranges		Bipolar operation	-0.5	_	+0.5	V
ADC input ranges		Unipolar common mode range (FS input)	0	_	+0.5	V
		Bipolar common mode range (FS input)	+0.5	_	+0.6	V
Maximum external channel in ranges	put	Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	_	V _{CCADC}	V
On-Chip Sensor Accuracy	,					
		$T_j = -40$ °C to 100°C (with external REF)	_	_	±4	°C
Towns and the company arms (1)		$T_j = -55$ °C to 125°C (with external REF)	_	_	±4.5	°C
Temperature sensor error ⁽¹⁾		$T_j = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C} \text{ (with internal REF)}$	_	_	±5	°C
		$T_j = -55^{\circ}\text{C to } 125^{\circ}\text{C (with internal REF)}$	_	_	±6.5	°C
		$T_j = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C} \text{ (with external REF)}$	_	_	±1	%
Comply concern arms (3)		$T_j = -55^{\circ}\text{C to } 125^{\circ}\text{C (with external REF)}$	_	_	±2	%
Supply sensor error ⁽³⁾		$T_j = -40$ °C to 100°C (with internal REF)	_	_	±1.5	%
		$T_j = -55^{\circ}\text{C to } 125^{\circ}\text{C (with internal REF)}$	_	_	±2.5	%
Conversion Rate ⁽⁴⁾			-		+	
Conversion time—continuous	t _{CONV}	Number of ADCCLK cycles	26	_	32	Cycles
Conversion time—event	t _{CONV}	Number of ADCCLK cycles	_	_	21	Cycles
DRP clock frequency	DCLK	DRP clock frequency	8	_	250	MHz
ADC clock frequency	ADCCLK	Derived from DCLK	1	_	5.2	MHz
DCLK duty cycle	I		40	_	60	%
SYSMON Reference ⁽⁵⁾			1			
External reference	V_{REFP}	Externally supplied reference voltage	1.20	1.25	1.30	V
		Ground V_{REFP} pin to AGND, -2 and -3 speed grades $T_j = -40$ °C to 100°C	1.2375	1.25	1.2625	V
On-chip reference		Ground V_{REFP} pin to AGND, -1 speed grades $T_j = -40$ °C to 100°C	1.23125	1.25	1.26875	V
		Ground V_{REFP} pin to AGND, $T_j = -55^{\circ}C$ to 125°C	1.225	1.25	1.275	V

- 1. ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is enabled.
- 2. See the Analog Input section in the UltraScale Architecture System Monitor User Guide (UG580).
- 3. Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified for when this feature is enabled.
- 4. See the Adjusting the Acquisition Settling Time section in the UltraScale Architecture System Monitor User Guide (UG580).
- 5. Any variation in the reference voltage from the nominal $V_{REFP} = 1.25V$ and $V_{REFN} = 0V$ will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by $\pm 4\%$ is permitted.





I2C Interfaces

Table 87: 12C Fast Mode Interface Switching Characteristics (1)

Symbol	Description		Тур	Max	Units
T _{DCFCLK}	SCL duty cycle	-	50	-	%
T _{FCKO}	SDAO clock-to-out delay	_	_	900	ns
T _{FDCK}	SDAI setup time	100	_	_	ns
F _{FCLK}	SCL clock frequency	_	_	400	kHz

Notes:

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.




Figure 9: 12C Fast Mode Interface Timing Diagram

Table 88: I2C Standard Mode Interface Switching Characteristics (1)

Symbol	Description	Min	Тур	Max	Units
T _{DCSCLK}	SCL duty cycle	_	50	-	%
T _{SCKO}	SDAO clock-to-out delay	-	-	3450	ns
T _{SDCK}	SDAI setup time	250	-	_	ns
F _{SCLK}	SCL clock frequency	_	_	100	kHz

Notes:

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.




Figure 10: I2C Standard Mode Interface Timing Diagram



Configuration Switching Characteristics

Table 89: Configuration Switching Characteristics

		Description		Speed Grades and V _{CCINT} Operating Voltages			
Symbol	Descrip			1.0V		0.95V	
					-2	-1	
Power-up Tin	ning Characteristics			•		•	
T _{PL}	Program latency		7.5	7.5	7.5	7.5	ms, Max
	Power-on reset		57	57	57	57	ms, Max
т	(40 ms maximum ram	p rate time)	0	0	0	0	ms, Min
T _{POR}	Power-on reset with Po	OR override	15	15	15	15	ms, Max
	(2 ms maximum ramp	rate time)	5	5	5	5	ms, Min
T _{PROGRAM}	Program pulse width		250	250	250	250	ns, Min
CCLK Output	(Master Mode)	, l		1	ll.	1	1
T _{ICCK}	Master CCLK output de	elay from INIT_B	150	150	150	150	ns, Min
T _{MCCKL}	Master CCLK clock Lov	v time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max
T _{MCCKH}	Master CCLK clock Hig	Master CCLK clock High time duty cycle		40/60	40/60	40/60	%, Min/Max
	Master CCLK frequency	SPI x2/x4/x8 BPI x8, x16	150	150	150	150	MHz, Max
F _{MCCK}		SPI x1 and serial SLR-based devices	100	100	100	100	MHz, Max
WICCK		SPI x1 and serial all other devices	150	150	150	150	MHz, Max
		SelectMAP	125	125	125	125	MHz, Max
F _{MCCK_START}	Master CCLK frequency configuration	y at start of	3	3	3	3	MHz, Typ
F _{MCCKTOL}		Frequency tolerance, master mode with respect to nominal CCLK		±35	±35	±35	%, Max
CCLK Input (Slave Modes)						
T _{SCCKL}	Slave CCLK clock mini	mum Low time	2.5	2.5	2.5	2.5	ns, Min
T _{SCCKH}	Slave CCLK clock mini	mum High time	2.5	2.5	2.5	2.5	ns, Min
	Slave CCLK frequency	Serial SLR-based devices	100	100	100	100	MHz, Max
F _{SCCK}		Serial all other devices	150	150	150	150	MHz, Max
		SelectMAP	125	125	125	125	MHz, Max



Table 89: Configuration Switching Characteristics (Cont'd)

	Description		Speed Grades and V _{CCINT} Operating Voltages					
Symbol			1.0V		0.95V		Units	
			-3	-1H	-2	-1		
EMCCLK Input (N	Master Mode)							
T _{EMCCKL} (1)	External master CCLK	Low time	2.50	2.50	2.50	2.50	ns, Min	
T _{EMCCKH} ⁽¹⁾	External master CCLK	High time	2.50	2.50	2.50	2.50	ns, Min	
		SPI x2/x4/x8 BPI x8, x16	150	150	150	150	MHz, Max	
F _{EMCCK}	External master CCLK	SPI x1 and serial SLR-based devices	100	100	100	100	MHz, Max	
LINION	frequency	SPI x1 and serial all other devices	150	150	150	150	MHz, Max	
		SelectMAP	125	125	125	125	MHz, Max	
Internal Configu	ration Access Port	1	ı	ı	ı	1		
		Master SLR ICAP accessing the entire device	125	125	125	125	MHz, Max	
F _{ICAPCK}	access port (ICAPE3)	SLR ICAP accessing the local SLR	200	200	200	200	MHz, Max	
		All other devices	200	200	200	200	MHz, Max	
Master/Slave Se	rial Mode Programm	ning Switching	L	L	<u>I</u>			
T _{DCCK} /T _{CCKD}	D _{IN} setup/hold		3.0/0	3.0/0	3.0/0	3.0/0	ns, Min	
T _{CCO}	D _{OUT} clock to out		8.0	8.0	8.0	8.0	ns, Max	
SelectMAP Mode	Programming Swite	ching						
T _{SMDCCK} /T _{SMCCKD}	D[31:00] setup/hold		3.5/0	3.5/0	3.5/0	3.5/0	ns, Min	
T _{SMCSCCK} /T _{SMCCKCS}	CSI_B setup/hold		4.0/0	4.0/0	4.0/0	4.0/0	ns, Min	
T _{SMWCCK} /T _{SMCCKW}	RDWR_B setup/hold		10.0/0	10.0/0	10.0/0	10.0/0	ns, Min	
T _{SMCKCSO}	CSO_B clock to out (33 required)	30Ω pull-up resistor	7.0	7.0	7.0	7.0	ns, Max	
T _{SMCO}	D[31:00] clock to out	in readback	8.0	8.0	8.0	8.0	ns, Max	
г	Doodbook froguency	SLR-based devices	125	125	125	125	MHz, Max	
F _{RBCCK}	Readback frequency	All other devices	125	125	125	125	MHz, Max	
Boundary-Scan F	Port Timing Specification	ations						
T _{TAPTCK} /T _{TCKTAP}	TMS and TDI	SLR-based devices	15.0/2.0	15.0/2.0	15.0/2.0	15.0/2.0	ns, Min	
	setup/hold	All other devices	3.0/2.0	3.0/2.0	3.0/2.0	3.0/2.0	ns, Min	
т	TCK falling edge to	SLR-based devices	23.0	23.0	23.0	23.0	ns, Max	
T _{TCKTDO}	TDO output	All other devices	7.0	7.0	7.0	7.0	ns, Max	
Г	TCV fraguency	SLR-based devices	20	20	20	20	MHz, Max	
F _{TCK}	TCK frequency	All other devices	50	50	50	50	MHz, Max	



Table 89: Configuration Switching Characteristics (Cont'd)

		Speed Grades and V _{CCINT} Operating Voltages				
Symbol	Description	1.0V		0.95V		Units
		-3	-1H	-2	-1	
BPI Master Flas	h Mode Programming Switching		!	!	:	
T _{BPICCO}	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out	10.0	10.0	10.0	10.0	ns, Max
T _{BPIDCC} /T _{BPICCD}	D[15:00] setup/hold	3.5/0	3.5/0	3.5/0	3.5/0	ns, Min
SPI Master Flas	h Mode Programming Switching					
T _{SPIDCC} /T _{SPICCD}	D[03:00] setup/hold	3.0/0	3.0/0	3.0/0	3.0/0	ns, Min
T _{SPIDCC} /T _{SPICCD}	D[07:04] setup/hold	3.5/0	3.5/0	3.5/0	3.5/0	ns, Min
T _{SPICCM}	MOSI clock to out	8.0	8.0	8.0	8.0	ns, Max
T _{SPICCM2}	D[04] clock to out	10.0	10.0	10.0	10.0	ns, Max
T _{SPICCFC}	FCS_B clock to out	8.0	8.0	8.0	8.0	ns, Max
T _{SPICCFC2}	FCS2_B clock to out	10.0	10.0	10.0	10.0	ns, Max
DNA Port Switc	hing		1	1		
F _{DNACK}	DNA port frequency	200	200	200	200	MHz, Max
STARTUPE3 Por	rts		1	1		
T _{USRCCLKO}	STARTUPE3 USRCCLKO input port to CCLK pin output delay	1.00/ 6.00	1.00/ 6.70	1.00/ 6.70	1.00/ 7.50	ns, Min/Max
T _{DO}	DO[3:0] ports to D03-D00 pins output delay	1.00/ 6.70	1.00/ 7.70	1.00/ 7.70	1.00/ 8.40	ns, Min/Max
T _{DTS}	DTS[3:0] ports to D03-D00 pins 3-state delays	1.00/ 7.30	1.00/ 8.30	1.00/ 8.30	1.00/ 9.00	ns, Min/Max
T _{FCSBO}	FCSBO port to FCS_B pin output delay	1.00/ 6.90	1.00/ 8.00	1.00/ 8.00	1.00/ 8.60	ns, Min/Max
T _{FCSBTS}	FCSBTS port to FCS_B pin 3-state delay	1.00/ 6.90	1.00/ 8.00	1.00/ 8.00	1.00/ 8.60	ns, Min/Max
T _{USRDONEO}	USRDONEO port to DONE pin output delay	1.00/ 8.50	1.00/ 9.60	1.00/ 9.60	1.00/ 10.40	ns, Min/Max
T _{USRDONETS}	USRDONETS port to DONE pin 3-state delay	1.00/ 8.50	1.00/ 9.60	1.00/ 9.60	1.00/ 10.40	ns, Min/Max
T _{DI}	D03-D00 pins to DI[3:0] ports input delay	0.5/ 2.6	0.5/ 3.1	0.5/ 3.1	0.5/ 3.5	ns, Min/Max
F _{CFGMCLK}	STARTUPE3 CFGMCLK output frequency	50	50	50	50	MHz, Typ
F _{CFGMCLKTOL}	STARTUPE3 CFGMCLK output frequency tolerance	±15	±15	±15	±15	%, Max
Startup Timing	-		•	•	•	
T _{DCI_MATCH}	Specifies a stall in the startup cycle until the digitally controlled impedance (DCI) match signals are asserted.	4	4	4	4	ms, Max

1. When the CCLK is sourced from the EMCCLK pin with a divide-by-one setting, the external EMCCLK must meet these low time and high time requirements.



eFUSE Programming Conditions

Table 90: eFUSE Programming Conditions (1)

Symbol	Description	Min	Тур	Max	Units
I _{FS}	V _{CCAUX} supply current	-	_	115	mA
Tj	Temperature range	-40	_	125	°C

Notes:

Revision History

The following table shows the revision history for this document.

Date	Version	Description of Revisions		
10/30/2018	1.11	Added Note 3 to Table 24. Added Table 42. Updated Table 45. Added Table 46.		
01/08/2018	1.10	In Table 1, because the voltages are covered in Table 4, removed the note on V_{IN} for I/O input voltage for HR I/O banks. Added Note 2 to Table 4. Revised the F_{REFCLK} descriptions in Table 33. Reduced the typical T_{RTX}/T_{FTX} values in Table 57. Reduced the typical T_{RTX}/T_{FTX} values in Table 75. Added $T_{SPICCM2}$ and $T_{SPICCFC2}$ to Table 89.		
03/06/2017	1.9	Updated Table 24 with clarifications to the SDR minimums. Updated MMCM_F _{DRPCLK_MAX} in Table 36 and PLL_F _{DRPCLK_MAX} in Table 37.		
12/22/2016	1.8	The Vivado Design Suite version is update to the latest version listed in Table 20 (either v1.23 or v1.24). Per the <i>Kintex UltraScale and Virtex UltraScale FPGA Speed Specification Changes</i> (XCN16031), Table 22 changes the minimum speed specification versions for designing with devices listed in this data sheet per the design advisory answer record AR68169: Design Advisory for Kintex UltraScale FPGAs and Virtex UltraScale FPGAs—New minimum production speed specification version (Speed File) required for all designs. Added T _{MINPER_CLK} and Note 1 to Table 33. Added HP and HR minimum values to Table 23 and Table 24. Added MMCM_F _{DRPCLK_MAX} to Table 36 and PLL_F _{DRPCLK_MAX} to Table 37. Added Table 68. Updated the Automotive Applications Disclaimer.		
04/04/2016	1.7.1	Updated date and revision.		
04/01/2016	1.7	Updated Table 20, Table 21, and Table 22 to production release in Vivado Design Suite 2016.1 of the following devices/speed/temperature grades. With these changes, the XC Virtex UltraScale FPGAs are production released. XCVU065: -3E (1.0V) devices		
		XCVU125: -3E (1.0V) devices		
		XCVU440: -3E (1.0V) devices		
		In Table 26, added LPDDR3, added LRDIMMs to the notes, and removed Note 6.		
		In Table 32, added the Block RAM and FIFO Clock-to-Out Delays section.		
03/02/2016	1.6	Updated Table 20, Table 21, and Table 22 with speed specifications for Vivado Design Suite 2015.4.2. Production release (Table 22) of the XCVU065, XCVU080, XCVU095, XCVU125, XCVU160, and XCVU190 devices in the -1HE (1.0V) and -1HE (0.95V) speed/temperature grades. This new specification revised the -1HE (1.0V) specifications in Table 43.		
		Added Note 1 to Table 26. Updated V_{MEAS} for LVCMOS and LVTTL in Table 30. Added Table 72.		

Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).



Date	Version	Description of Revisions
12/16/2015	1.5	Updated the Power-On/Off Power Supply Sequencing section. Updated Table 20, Table 21, and Table 22 with speed specifications for Vivado Design Suite 2015.4.1 v1.20 where applicable.
		Production release (Table 22) of the XCVU065 and XCVU125 devices in the -2E/-2I (0.95V) and -1I (0.95V) speed/temperature grades.
		Revised the XCVU065 values in Table 43.
11/24/2015	1.4	Added the -1HE (1.0V and 0.95V) speed grade throughout.
		Revised the GTH or GTY Transceiver section in Table 2.
		Updated Table 20, Table 21, Table 22, Table 27, and Table 28 with speed specifications for Vivado Design Suite 2015.4 v1.19. Production release (Table 22) of the XCVU160 and XCVU190 devices in the -3 (1.0V), -2 (0.95V), and -1 (0.95V) speed/temperature grades and XCVU440 in the -2 and -1 speed/temperature grades.
		Updated Table 69 and expanded Table 74 with -1HE values.
10/12/2015	1.3	Updated description of I _{CCADC} in Table 3.
		Updated the description in Power-On/Off Power Supply Sequencing.
		Updated Table 20, Table 21, Table 22, Table 27, and Table 28 with speed specifications for Vivado Design Suite 2015.3 v1.18. Production release (Table 22) of the XCVU095 and XCVU080 devices in the -3 (1.0V), -2 (0.95V), and -1 (0.95V) speed/temperature grades.
		Added protocols to Table 59. Updated $V_{\mbox{\scriptsize CMOUTDC}}$ in Table 66. Added data to Table 75 and Table 76.
		In Table 89, revised values for F_{SCCK} , F_{EMCCK} , F_{RBCCK} , and F_{TCK} and added the Startup Timing section.
07/27/2015	1.2	In Table 18 and Table 19 updated Note 2, Note 3, and Note 4.
		Updated Table 20 and Table 38 through Table 44 with speed specifications for Vivado Design Suite 2015.2 v1.16.
		Updated the STARTUPE3 Ports descriptions in Table 89. Updated Note 1 in Table 90.
05/29/2015	1.1	Entire data sheet is updated. Some of the highlights are noted in this revision history although it is not comprehensive.
		Updated Note 2 and Note 3 in Table 1 and Note 3, Note 4, and Note 6 in Table 2. Added data and Note 2 to Table 3. Updated Note 3 in Table 6. Revised the Power-On/Off Power Supply Sequencing section. Updated the descriptions in Table 8. Revised the $V_{\rm CCM}$ maximum for MINI_LVDS_25 and RSDS_25 in Table 12. Revised the $V_{\rm ICM}$ specifications in Table 14. Removed rows from Table 16 and Table 17. Removed $V_{\rm OH}$ and $V_{\rm OL}$ rows, revised the $V_{\rm ICM}$ maximum, and revised $V_{\rm ICM}$ in Table 18. Removed $V_{\rm OH}$ and $V_{\rm OL}$ rows and revised $V_{\rm ICM}$ in Table 19. Updated Table 20, Table 27, and Table 28 with speed specifications for Vivado Design Suite 2015.1 v1.15. Added Note 1 to Table 29.
		Added the section: I/O Standard Adjustment Measurement Methodology. Updated F_{REFCLK} in Table 33. Revised MMCM_ F_{INMAX} and MMCM_ $T_{LOCKMAX}$ in Table 36. Updated the descriptions and PLL_ F_{INMAX} in Table 37. Added a discussion on the data in the device pin-to-pin parameter tables on page 39 and page 41. Updated Table 45. Updated the package information in Table 47. Updated $V_{CMOUTDC}$ and added Note 2 in Table 48. Added Table 50 and Table 54. Updated both Table 57 and Table 58. Updated and combined the protocol characteristic sections into the GTH Transceiver Electrical Compliance section. Updated some of the maximum values for F_{GTYMAX} , $F_{GTYORANGE1}$, and $F_{GTYORANGE2}$ in Table 69. Updated F_{RXIN2} (data width conditions for internal logic) in Table 74. Updated and combined the protocol characteristic sections into the GTY Transceiver Electrical Compliance section. Revised the values for F_{LBUS_CLK} in Table 83. Revised $F_{CORECLK}$ and Note 1 in Table 85. Updated the On-Chip Sensor Accuracy, On-chip reference, and Note 5 in Table 86. In Table 89, added more speed specifications, updated T_{POR} , T_{PL} , $F_{MCCKTOL}$, and F_{RBCCK} , added the STARTUPE3 Ports section, and added Note 1.
07/10/2014	1.0	Initial Xilinx release.





Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos.

Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.