
Task 1: S'-R' Latch


A S'-R' latch is a type of sequential circuit that uses two NAND gates in a feedback loop to create a circuit that can hold on to a signal it has previously gotten. It takes two inputs S_L and R_L and outputs Q and QN based on the following truth table:

S_L	R_L	Q	QN
0	0	1	1
0	1	1	0
1	0	0	1
1	1	Last Q	Last QN




```
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
 3
   library UNISIM;
   use UNISIM. VComponents.all;
 4
 5
 6
   entity srlatch is
       Port (R_L: in std_logic;
 7
              S_L: in std_logic;
 8
              Q: out std_logic;
9
              QN: out std_logic);
10
   end srlatch;
11
12
   architecture Behavioral of srlatch is
13
14
       signal tmp1,tmp2: std_logic;
15
       component NAND2 port(I1, I0: in std_logic;
                            O: out std_logic);
16
17
       end component;
   begin
18
      U0: NAND2 port map(S_L,tmp2,tmp1);
19
      U1: NAND2 port map(R_L,tmp1,tmp2);
20
21
      Q <= tmp1;
      QN \le tmp2;
22
23 end Behavioral;
```


```
library ieee;
     use ieee.std_logic_1164.ALL;
  2
  3
     entity testbench is
  4
     end testbench;
  5
  6
  7
     architecture behavior of testbench is
        --Component Declaration
  8
        component srlatch
  9
 10
        port(R_L: in std_logic;
 11
             S_L: in std_logic;
             Q: out std_logic;
 12
             QN: out std_logic);
 13
 14
        end component;
 15
 16
        --Inputs
        signal R_L: std_logic := '0';
 17
        signal S_L : std_logic := '0';
 18
 19
        --Outputs
 20
 21
        signal Q: std_logic;
        signal QN: std_logic;
 22
 23
     begin
        uut: srlatch port map(R_L => R_L,
 24
 25
                               S_L => S_L,
                               Q => Q,
 26
                               QN => QN);
 27
       stim_proc: process
28
29
       begin
          s_1 <= '0'; r_1 <= '0'; wait for 50 ns;
30
          s_1 \le 0'; r_1 \le 1'; wait for 50 ns;
31
          s_1 <= '1'; r_1 <= '1'; wait for 50 ns;
32
          s_1 <= '1'; r_1 <= '0'; wait for 50 ns;
33
          s_1 <= '1'; r_1 <= '1'; wait for 50 ns;
34
35
          s 1 <= '0'; r 1 <= '0'; wait for 50 ns;
          wait;
36
       end process;
37
    end;
38
39
```




This outcome is correct because both S_L and R_L are negated, therefore Q and QN should be asserted which can be seen above.




This outcome is correct because S_L is negated and R_L is asserted, therefore Q should be asserted and QN should be negated which can be seen above.




This outcome is correct because both S_L and R_L are asserted, therefore Q and QN should be the last values it had which in this case it is Q being asserted and QN being negated. This can be seen above.



This outcome is correct because S_L is asserted and R_L is negated, therefore Q should be negated and QN should be asserted which can be seen above.



This outcome is correct because both S_L and R_L are asserted, therefore Q and QN should be the last values it had which in this case it is Q being negated and QN being asserted. This can be seen above.




This outcome is correct because both S_L and R_L are negated, therefore Q and QN should be asserted which can be seen above.

Task 2: S-R Latch with Enable

A S-R latch with enable is a type of sequential circuit that uses a S'-R' latch and two NAND gates to create a S'-R' latch that can be enabled and disabled using the enable input. It takes three inputs S, R, and C and outputs Q and QN based on the following truth table:


S	R	С	Q	QN
0	0	1	Last Q	Last QN
0	1	1	0	1
1	0	1	1	0
1	1	1	1	1
Х	Х	0	Last Q	Last QN




```
1 library IEEE;
  2 use IEEE.STD_LOGIC_1164.ALL;
  3 library UNISIM;
  4 use UNISIM. VComponents.all;
  5
  6 entity srlatchen is
      port(S: in std_logic;
  7
  8
            R: in std_logic;
            C: in std_logic;
  9
            Q: out std_logic;
 10
            QN: out std_logic);
 11
 12 end srlatchen;
 13
 14 architecture Behavioral of srlatchen is
 15 signal tmp1,tmp2: std_logic;
 16
       component NAND2 port(I1,I0: in std_logic; 0: out std_logic);
        end component;
 17
        component srlatch port(R_L,S_L: in std_logic; Q,QN: out std_logic);
 18
       end component;
 19
 20 begin
       U0: NAND2 port map(S,C,tmp1);
 21
        U1: NAND2 port map(R,C,tmp2);
 22
 23
        U2: srlatch port map(tmp2,tmp1,Q,QN);
 24 end Behavioral;
25
```

```
1 LIBRARY ieee;
 2 USE ieee.std_logic_1164.ALL;
 3
 4 entity testbench is
 5 end testbench;
 6
   architecture Behavior of testbench is
 7
        --Component Declaration
 8
       component srlatchen port(S: in std_logic;
 9
10
                                 R: in std_logic;
                                 C: in std_logic;
11
                                 Q: out std_logic;
12
                                 QN: out std_logic);
13
14
       end component;
15
       --Inputs
16
       signal S: std_logic := '0';
17
        signal R: std_logic := '0';
18
        signal C: std_logic := '0';
19
20
       --Outputs
21
       signal Q: std_logic;
22
        signal QN: std_logic;
23
    begin
24
       uut: srlatchen port map(S => S,
25
26
                                R => R
                                C => C,
27
28
                                Q => Q,
                                QN => QN);
29
3.0
```


```
31
       stim_proc: process
       begin
32
          --c is asserted
33
          s <= '0'; r <= '1'; c <= '1'; wait for 50 ns;
34
          s <= '0'; r <= '0'; c <= '1'; wait for 50 ns;
35
          s <= '1'; r <= '0'; c <= '1'; wait for 50 ns;
36
          s <= '0'; r <= '0'; c <= '1'; wait for 50 ns;
37
38
          --c is negated
39
          s <= '0'; r <= '1'; c <= '0'; wait for 50 ns;
40
          s <= '0'; r <= '0'; c <= '0'; wait for 50 ns;
41
          s <= '1'; r <= '0'; c <= '0'; wait for 50 ns;
42
          s <= '0'; r <= '0'; c <= '0'; wait for 50 ns;
43
          s <= '1'; r <= '1'; c <= '0'; wait for 50 ns;
44
45
          --c is again asserted
46
          s <= '1'; r <= '1'; c <= '1'; wait for 50 ns;
47
48
          wait;
49
       end process;
50
    end;
51
```




This outcome is correct because S is negated and both R and C are asserted, therefore Q should be negated and QN should be asserted which can be seen above.




This outcome is correct because both S and R is negated and C is asserted, therefore Q and QN should be the last values it had which in this case it is Q being negated and QN being asserted. This can be seen above.



This outcome is correct because both S and C are asserted and R is negated, therefore Q should be asserted and QN should be negated which can be seen above.




This outcome is correct because both S and R is negated and C is asserted, therefore Q and QN should be the last values it had which in this case it is Q being asserted and QN being negated. This can be seen above.




This outcome is correct because C is negated, therefore the values of S and R should be ignored and Q and QN should be the last values it had which in this case it is Q being asserted and QN being negated. This can be seen above.

								270.500 n	5
Name	Value	0 ns	50 ns	100 ns	150 ns	200 ns	250 ns		300 ns
∏ _o s	Θ								
7.0	Θ								
Т₀ с	Θ					1			
Ū₀ q	1								
🍱 qn	Θ								

This outcome is correct because C is negated, therefore the values of S and R should be ignored and Q and QN should be the last values it had which in this case it is Q being asserted and QN being negated. This can be seen above.




This outcome is correct because C is negated, therefore the values of S and R should be ignored and Q and QN should be the last values it had which in this case it is Q being asserted and QN being negated. This can be seen above.



This outcome is correct because C is negated, therefore the values of S and R should be ignored and Q and QN should be the last values it had which in this case it is Q being asserted and QN being negated. This can be seen above.

		424.840 ns						
Name	Value	200 ns	250 ns	300 ns	350 ns	400 ns	 450 ns	500 ns
V₀ s	1							
Ue r	1							
Т₀ с	0							
106	1							
∏ _e qn	Θ							

This outcome is correct because C is negated, therefore the values of S and R should be ignored and Q and QN should be the last values it had which in this case it is Q being asserted and QN being negated. This can be seen above.




This outcome is correct because S, R, and C are all asserted, therefore Q should be asserted and QN should be asserted which can be seen above.

Task 1: D Latch


A D latch is a type of sequential circuit that uses a S-R latch with enable and an invertor to create a D latch that can be used like the S-R latch with enable but has less states allowing for fewer points of failure. It takes two inputs D and C and outputs Q and QN based on the following truth table:

С	D	Q	QN	
1	0	0	1	
1	1	1	0	
0	X	Last Q	Last QN	




```
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
 3 library UNISIM;
 4
   use UNISIM.VComponents.all;
 5
   entity dlatch is
 6
      port(C: in std_logic;
 7
            D: in std_logic;
 8
            Q: out std_logic;
 9
10
            QN: out std_logic);
11 end dlatch;
12
   architecture Behavioral of dlatch is
13
      signal D_L: std_logic;
14
      component INV port (I: in std_logic; O: out std_logic);
15
      end component;
16
      component srlatchen port(S,R,C: in std_logic; Q,QN: out std_logic);
17
      end component;
18
19 begin
      U0: INV port map(D,D_L);
20
21
       U1: srlatchen port map(D,D_L,C,Q,QN);
22 end Behavioral;
22
```


```
LIBRARY ieee;
  2 USE ieee.std_logic_1164.ALL;
  3
    entity testbench is
  4
    end testbench;
  5
  6
    architecture behavior of testbench is
  7
        --Component Declaration
  8
        component dlatch port (
  9
           C : in std_logic;
10
           D : in std_logic;
11
           Q : out std_logic;
12
           QN : out std_logic);
13
        end component;
14
15
        --Inputs
16
        signal C : std_logic := '0';
17
        signal D : std_logic := '0';
18
19
        --Outputs
20
        signal Q : std_logic;
 21
        signal QN : std_logic;
 22
     begin
 23
        uut: dlatch port map(C => C,
24
                              D \Rightarrow D,
25
                              Q => Q,
26
                              QN => QN);
 27
28
28
29
       stim_proc: process
       begin
30
          d <= '0'; c <='1'; wait for 50 ns;
31
          d <= '1'; c <='1'; wait for 50 ns;
32
          d <= '0'; c <='0'; wait for 50 ns;
33
          d <= '1'; c <='0'; wait for 50 ns;
34
          d <= '0'; c <='1'; wait for 50 ns;
35
          d <= '1'; c <='1'; wait for 50 ns;
36
          wait;
37
       end process;
38
39
    end;
```




This outcome is correct because C is asserted and D is negated, therefore Q should be negated and QN should be asserted which can be seen above.




This outcome is correct because both C and D are asserted, therefore Q should be asserted and QN should be negated which can be seen above.



This outcome is correct because C is negated, therefore the value D should be ignored and Q and QN should be the last values it had which in this case it is Q being asserted and QN being negated. This can be seen above.



This outcome is correct because C is negated, therefore the value D should be ignored and Q and QN should be the last values it had which in this case it is Q being asserted and QN being negated. This can be seen above.



This outcome is correct because C is asserted and D is negated, therefore Q should be negated and QN should be asserted which can be seen above.



This outcome is correct because both C and D are asserted, therefore Q should be asserted and QN should be negated which can be seen above.