
Task 1: Counting 1s from two inputs (Structural)

This module is a clock synchronous state machine that takes two inputs X and Y alongside a clock input and counts how many 1s appear. The output Z will be 1 if the number of 1s so far is a multiple of 4 and 0 otherwise. The following will be the structural implementation of this module.


		Х	Υ		
S	00	01	10	11	Z
S0	S0	S1	S1	S2	1
S1	S1	S2	S2	S3	0
S2	S2	S3	S3	S0	0
S3	S3	S1	0		
		S	*		





```
1 library IEEE;
  2 use IEEE.STD_LOGIC_1164.ALL;
  3 library UNISIM;
  4 use UNISIM.VComponents.all;
  5
  6 entity counter_XY_structural is
        Port ( CLK : in STD_LOGIC;
  7
              X : in STD_LOGIC;
Y : in STD_LOGIC;
  8
  9
               Z : out STD_LOGIC);
 10
 11
     end counter_XY_structural;
 12
     architecture Behavioral of counter_XY_structural is
 13
       signal Q1,Q1_L,Q2,Q2_L,X_L,Y_L,D1,D2,t0,t1,t2,t3,t4,t5,t6,t7,t8,t9: std_logic;
 14
        component INV port(I: in std_logic;
 15
                        O: out std_logic);
 16
       end component;
 17
       component AND3 port(I2, I1, I0: in std_logic;
 18
                         O: out std_logic);
 19
 20
       end component;
       component OR4 port(I3,I2,I1,I0: in std_logic;
 21
                        O: out std_logic);
 22
       end component;
 23
       component OR6 port(I5, I4, I3, I2, I1, I0: in std_logic;
 24
 2.5
                        O: out std_logic);
       end component;
 2.6
 27
       component pet_d_ff
          port(CLK,D: in std_logic;
 28
 29
              Q,QN: out std_logic);
 30
       end component;
       begin
   31
             U0: pet_d_ff port map(CLK,D1,Q1,Q1_L);
   32
             U1: pet_d_ff port map(CLK,D2,Q2,Q2_L);
   33
            U2: Z \leq Q1_L \text{ and } Q2_L;
   34
             U3: INV port map(X, X_L);
   35
             U4: INV port map(Y,Y_L);
   36
            U5: AND3 port map(Q1_L, X, Y, t0);
   37
            U6: AND3 port map (Q1_L, Q2, Y, t1);
   38
            U7: AND3 port map(Q1_L,Q2,X,t2);
   39
            U8: AND3 port map(Q1, X_L, Y_L, t3);
   40
            U9: AND3 port map(Q1,Q2_L,Y_L,t4);
   41
           U10: AND3 port map(Q1,Q2_L,X_L,t5);
   42
           U11: AND3 port map(Q2_L, X_L, Y, t6);
   43
           U12: AND3 port map(Q2_L, X, Y_L, t7);
   44
           U13: AND3 port map(Q2, X_L, Y_L, t8);
   45
           U14: AND3 port map(Q2, X, Y, t9);
   46
           U15: OR6 port map(t0,t1,t2,t3,t4,t5,D1);
   47
           U16: OR4 port map(t6,t7,t8,t9,D2);
   48
       end Behavioral;
   49
  50
```

```
1 LIBRARY ieee;
   USE ieee.std_logic_1164.ALL;
 3
   ENTITY TB_structural IS
 4
 5
   END TB_structural;
 6
   ARCHITECTURE behavior OF TB_structural IS
 7
 8
        -- Component Declaration for the Unit Under Test (UUT)
 9
        COMPONENT counter_XY_structural
10
11
        PORT (
             CLK : IN std_logic;
12
13
             X : IN std_logic;
             Y : IN std_logic;
14
             Z : OUT std_logic
15
            );
16
17
        END COMPONENT;
18
       --Inputs
19
       signal CLK : std_logic := '0';
20
      signal X : std_logic := '0';
21
      signal Y : std_logic := '0';
22
23
      --Outputs
       signal Z : std_logic;
24
       -- Clock period definitions
25
       constant CLK_period : time := 10 ns;
26
27
```


```
28 BEGIN
29
       uut: counter_XY_structural PORT MAP (
 30
              CLK => CLK,
31
              X => X,
              Y => Y
 32
              Z => Z
 33
 34
             );
 35
       -- Clock process definitions
 36
       CLK_process :process
 37
38
       begin
         CLK <= '0';
39
          wait for CLK_period/2;
40
         CLK <= '1';
41
42
          wait for CLK_period/2;
43
       end process;
44
       -- Stimulus process
45
       stim_proc: process
46
       begin
 47
         wait for 5 ns;
48
          -- Test case #1
49
 50
          X<='0'; Y<='1'; wait for CLK_period*4; X<='0'; Y<='0';</pre>
 51
          -- Test case #2
 52
          X<='1'; Y<='0'; wait for CLK_period*4; X<='0'; Y<='0'; wait for CLK_period;
 53
5.4
55
          -- Test case #3
          X<='1'; Y<='0'; wait for CLK_period; X<='0'; Y<='1'; wait for CLK_period;
56
          X<='1'; Y<='0'; wait for CLK_period; X<='0'; Y<='1'; wait for CLK_period;
57
          X<='0'; Y<='0'; wait for CLK_period*2;</pre>
58
59
          -- Test case #4
60
61
         X<='0'; Y<='1'; wait for CLK_period; X<='1'; Y<='0'; wait for CLK_period;</pre>
         X<='0'; Y<='1'; wait for CLK_period; X<='1'; Y<='0'; wait for CLK_period;</pre>
 62
         X<='0'; Y<='0'; wait for CLK_period*2;</pre>
 63
 64
          -- Test case #5
65
         X<='0'; Y<='1'; wait for CLK_period; X<='0'; Y<='1'; wait for CLK_period;
66
         X<='0'; Y<='0'; wait for CLK_period*2;</pre>
67
          X<='0'; Y<='1'; wait for CLK_period; X<='1'; Y<='0'; wait for CLK_period;
68
         X<='0'; Y<='0'; wait for CLK_period*2;</pre>
69
70
          wait;
71
      end process;
72
73 END;
```








This outcome is correct because the current state is s0 and right before the clock tick X is 0 and Y is 1, therefore the next state is s1 and Z is 0.




This outcome is correct because the current state is s1 and right before the clock tick X is 0 and Y is 1, therefore the next state is s2 and Z is 0.




					45.000 ns					
Name	Value	30 ns	35 ns	40 ns	45 ns	50 ns	55 ns	60 ns	65 ns	70 ns
୍ଲା clk	1									
1 € x	1									
106	0									į
l₀ z	1									
🖟 clk_period	10000 ps						100	00 ps		




This outcome is correct because the current state is s0 and right before the clock tick X is 1 and Y is 0, therefore the next state is s1 and Z is 0.




This outcome is correct because the current state is s1 and right before the clock tick X is 1 and Y is 0, therefore the next state is s2 and Z is 0.



								85.000 ns			
Name	Value	16	0 ns	65 ns	70 ns	75 ns	80 ns	85 ns	90 ns	95 ns	100 ns
Ū₀ clk	1										
Ūα ×	0										
1 6 y	0										
196	1	Ш									
🖟 clk_period	10000 ps							10000	ps		




This outcome is correct because the current state is s0 and right before the clock tick X is 0 and Y is 0, therefore the next state is s0 and Z is 1.



This outcome is correct because the current state is s0 and right before the clock tick X is 1 and Y is 0, therefore the next state is s1 and Z is 0.




									125.000 ns	
Name	Value	90 ns	95 ns	100 ns	105 ns	110 ns	115 ns	120 ns	125 ns	130 ns
156	1									
	0									
1 ⊚ y	1									
le z	0									
	10000 ps						10000	ps		




This outcome is correct because the current state is s3 and right before the clock tick X is 0 and Y is 1, therefore the next state is s0 and Z is 1.




This outcome is correct because the current state is s0 and right before the clock tick X is 0 and Y is 0, therefore the next state is s0 and Z is 1.




					165.000 ns					
Name	Value	150 ns	155 ns	160 ns	165 ns	170 ns	175 ns	180 ns	185 ns	190 ns
15%	1									
Ųg x	1									
16 y	Θ									
∏ _e z	Θ									
	10000 ps						10000	ps		




This outcome is correct because the current state is s1 and right before the clock tick X is 1 and Y is 0, therefore the next state is s2 and Z is 0.




This outcome is correct because the current state is s2 and right before the clock tick X is 0 and Y is 1, therefore the next state is s3 and Z is 0.




							205.000 ns			
Name	Value	180 ns	185 ns	190 ns	195 ns	200 ns	205 ns	210 ns	215 ns	220 ns
100	1									
	Θ									
1 € y	Θ									
Ūej z	1									
	10000 ps						10000	ps		




This outcome is correct because the current state is s0 and right before the clock tick X is 0 and Y is 0, therefore the next state is s0 and Z is 1.




This outcome is correct because the current state is s0 and right before the clock tick X is 0 and Y is 1, therefore the next state is s1 and Z is 0.




									245.000 ns	
Name	Value	210 ns	215 ns	220 ns	225 ns	230 ns	235 ns	240 ns	245 ns	250 ns
	1									
	Θ									
1 ⊚ y	0									
l₀ z	0									
	10000 ps						1000	ps		



This outcome is correct because the current state is s2 and right before the clock tick X is 0 and Y is 0, therefore the next state is s2 and Z is 0.



This outcome is correct because the current state is s2 and right before the clock tick X is 0 and Y is 1, therefore the next state is s3 and Z is 0.



Task 2: Counting 1s from two inputs (Behavioral)

This module is a clock synchronous state machine that takes two inputs X and Y alongside a clock input and counts how many 1s appear. The output Z will be 1 if the number of 1s so far is a multiple of 4 and 0 otherwise. The following will be the behavioral implementation of this module.


		X	Υ		
S	00	01	10	11	Z
S0	S0	S1	S1	S2	1
S1	S1	S2	S2	S3	0
S2	S2	S3	S3	S0	0
S3	S3	S0	S0	S1	0
		S	*		


```
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
 3 library UNISIM;
   use UNISIM. VComponents.all;
 4
 5
   entity counter_XY_behavioral is
 6
        Port ( CLK : in STD_LOGIC;
 7
               X : in STD_LOGIC;
 8
               Y : in STD_LOGIC;
 9
               Z : out STD_LOGIC);
10
11 end counter_XY_behavioral;
12
13 architecture Behavioral of counter XY behavioral is
       type state_type is (s0,s1,s2,s3);
14
       signal state: state_type := s0;
15
       signal X0, Y0: std_logic := '0';
16
17 begin
       process (CLK)
18
19
       begin
20
          if rising_edge(CLK) then
             case state is
21
                when s0 =>
22
                   if X0='0' and Y0='0' then
23
                      state <= s0;
24
                   elsif X0='0' and Y0='1' then
25
26
                      state <= s1;
                   elsif X0='1' and Y0='0' then
27
                      state <= s1;
28
                   elsif X0='1' and Y0='1' then
29
                      state <= s2;
30
                   end if;
31
```


```
when s1 =>
 32
                     if X0='0' and Y0='0' then
 33
                        state <= s1;
 34
                     elsif X0='0' and Y0='1' then
 35
                        state <= s2;
 36
                     elsif X0='1' and Y0='0' then
 37
                        state <= s2;
 38
                     elsif X0='1' and Y0='1' then
 39
                        state <= s3;
 40
                     end if;
 41
                  when s2 \Rightarrow
 42
                     if X0='0' and Y0='0' then
 43
                        state <= s2;
 44
                     elsif X0='0' and Y0='1' then
 45
                        state <= s3;
 46
                     elsif X0='1' and Y0='0' then
 47
                        state <= s3;
 48
                     elsif X0='1' and Y0='1' then
 49
                        state <= s0;
 50
                     end if;
 51
                  when s3 =>
 52
                     if X0='0' and Y0='0' then
 53
                        state <= s3;
 54
                     elsif X0='0' and Y0='1' then
 55
                        state <= s0;
 56
                     elsif X0='1' and Y0='0' then
 57
                        state <= s0;
 58
                     elsif X0='1' and Y0='1' then
 59
                        state <= s1;
 60
                     end if;
 61
              end case;
  62
  63
              X0 \le X;
  64
               Y0 \le Y;
  65
            end if;
  66
         end process;
  67
  68
  69
         Z <= '1' when state=s0 else'0';</pre>
  70 end Behavioral;
  71
72
```

```
1 LIBRARY ieee;
 2 USE ieee.std_logic_1164.ALL;
 3
   ENTITY TB_behavioral IS
 4
 5
   END TB behavioral;
 6
    ARCHITECTURE behavior OF TB_behavioral IS
 7
        -- Component Declaration for the Unit Under Test (UUT)
 8
 9
        COMPONENT counter_XY_behavioral
        PORT (
10
             CLK : IN std_logic;
11
             X : IN std_logic;
12
             Y : IN std_logic;
13
             Z : OUT std_logic
14
            );
15
        END COMPONENT;
16
17
       --Inputs
18
       signal CLK : std_logic := '0';
19
       signal X : std_logic := '0';
20
       signal Y : std_logic := '0';
21
       --Outputs
22
       signal Z : std_logic;
23
       -- Clock period definitions
24
       constant CLK_period : time := 10 ns;
25
26
```


```
27 BEGIN
         uut: counter_XY_behavioral PORT MAP (
  28
               CLK => CLK,
  29
                X => X
 30
                Y => Y
  31
                Z => Z
  32
  33
              );
  34
         -- Clock process definitions
  35
  36
        CLK_process :process
  37
         begin
  38
           CLK <= '0';
            wait for CLK_period/2;
  39
           CLK <= '1';
  40
  41
            wait for CLK_period/2;
  42
        end process;
  43
  44
         -- Stimulus process
  45
  46
        stim_proc: process
  47
        begin
  48
           wait for 5 ns;
            -- Test case #1
  49
           X<='0'; Y<='1'; wait for CLK_period*4; X<='0'; Y<='0';</pre>
  50
  51
  52
            -- Test case #2
           X<='1'; Y<='0'; wait for CLK_period*4; X<='0'; Y<='0'; wait for CLK_period;
  53
  54
 54
            -- Test case #3
  55
            X<='1'; Y<='0'; wait for CLK_period; X<='0'; Y<='1'; wait for CLK_period;</pre>
   56
            X<='1'; Y<='0'; wait for CLK_period; X<='0'; Y<='1'; wait for CLK_period;
   57
   58
            X<='0'; Y<='0'; wait for CLK_period*2;</pre>
   59
            -- Test case #4
   60
           X<='0'; Y<='1'; wait for CLK_period; X<='1'; Y<='0'; wait for CLK_period;</pre>
   61
            X<='0'; Y<='1'; wait for CLK_period; X<='1'; Y<='0'; wait for CLK_period;</pre>
   62
            X<='0'; Y<='0'; wait for CLK_period*2;</pre>
   63
   64
             -- Test case #5
   65
            X<='0'; Y<='1'; wait for CLK_period; X<='0'; Y<='1'; wait for CLK_period;</pre>
   66
            X<='0'; Y<='0'; wait for CLK_period*2;</pre>
   67
            X<='0'; Y<='1'; wait for CLK_period; X<='1'; Y<='0'; wait for CLK_period;
   68
            X<='0'; Y<='0'; wait for CLK_period*2;</pre>
   69
   70
            wait:
   71
         end process;
   72
   73
  74 END;
```








This outcome is correct because the current state is s0 and right before the clock tick X is 0 and Y is 1, therefore the next state is s1 and Z is 0.




This outcome is correct because the current state is s1 and right before the clock tick X is 0 and Y is 1, therefore the next state is s2 and Z is 0.




					45.000 ns					
Name	Value	30 ns	35 ns	40 ns	45 ns	50 ns	55 ns	60 ns	65 ns	70 ns
୍ଲା clk	1									
1 € x	1									
106	0									į
l₀ z	1									
🖟 clk_period	10000 ps						100	00 ps		




This outcome is correct because the current state is s0 and right before the clock tick X is 1 and Y is 0, therefore the next state is s1 and Z is 0.




This outcome is correct because the current state is s1 and right before the clock tick X is 1 and Y is 0, therefore the next state is s2 and Z is 0.



								85.000 ns			
Name	Value	16	0 ns	65 ns	70 ns	75 ns	80 ns	85 ns	90 ns	95 ns	100 ns
Ū₀ clk	1										
Ūα ×	0										
1 6 y	0										
196	1	Ш									
🖟 clk_period	10000 ps							10000	ps		




This outcome is correct because the current state is s0 and right before the clock tick X is 0 and Y is 0, therefore the next state is s0 and Z is 1.



This outcome is correct because the current state is s0 and right before the clock tick X is 1 and Y is 0, therefore the next state is s1 and Z is 0.




									125.000 ns	
Name	Value	90 ns	95 ns	100 ns	105 ns	110 ns	115 ns	120 ns	125 ns	130 ns
10%	1									
₩ ×	0									
1 ⊚ y	1									
lo z	0									
	10000 ps						10000	ps		




This outcome is correct because the current state is s3 and right before the clock tick X is 0 and Y is 1, therefore the next state is s0 and Z is 1.




This outcome is correct because the current state is s0 and right before the clock tick X is 0 and Y is 0, therefore the next state is s0 and Z is 1.




					165.000 ns					
Name	Value	150 ns	155 ns	160 ns	165 ns	170 ns	175 ns	180 ns	185 ns	190 ns
156	1									
	1									
1 ‰ у	Θ									
Ūg z	Θ									
📜 clk_period	10000 ps						10000	ps		




This outcome is correct because the current state is s1 and right before the clock tick X is 1 and Y is 0, therefore the next state is s2 and Z is 0.




This outcome is correct because the current state is s2 and right before the clock tick X is 0 and Y is 1, therefore the next state is s3 and Z is 0.




								205.000 ns				
Name	Value		180 ns	185 ns	190 ns	195 ns	200 ns	205 ns	210 ns	215 ns	220 ns	
100	1											
	Θ											
1 € y	0											
Ūej z	1											
	10000 ps							10000	ps			




This outcome is correct because the current state is s0 and right before the clock tick X is 0 and Y is 0, therefore the next state is s0 and Z is 1.




This outcome is correct because the current state is s0 and right before the clock tick X is 0 and Y is 1, therefore the next state is s1 and Z is 0.



									245.000 ns	
Name	Value	210 ns	215 ns	220 ns	225 ns	230 ns	235 ns	240 ns	245 ns	250 ns
	1									
Ū₀ ×	Θ									
Т₀ у	0									
l₀ z	Θ									
	10000 ps						10000	ps		



This outcome is correct because the current state is s2 and right before the clock tick X is 0 and Y is 0, therefore the next state is s2 and Z is 0.



This outcome is correct because the current state is s2 and right before the clock tick X is 0 and Y is 1, therefore the next state is s3 and Z is 0.

