
Task 1: Positive Edge Triggered D Flip-Flop

A positive edge triggered D flip-flop is a clock synchronous sequential circuit that holds onto the previous input and reads for new inputs only on positive edges on the clock. It uses two D latches and 2 inverters to achieve this.

D	CLK	Q	QN
0	↑	0	1
1	↑	1	0
X	0	Last Q	Last QN
X	1	Last Q	Last QN




```
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
 3 library UNISIM;
 4 use UNISIM.VComponents.all;
 5
 6 entity pet_d_ff is
 7
      Port ( CLK : in STD_LOGIC;
              D : in STD_LOGIC;
 8
              Q : out STD_LOGIC;
9
10
              QN : out STD_LOGIC);
11 end pet_d_ff;
12
13 architecture Behavioral of pet_d_ff is
      signal CLK_L,Q1,Q2: std_logic;
14
      component LD
15
         generic(INIT: bit := '0');
16
         port(D,G: in std_logic;
17
              Q: out std_logic);
18
      end component;
19
      component INV port(I: in std_logic; O: out std_logic); end component;
20
21 begin
      U0: INV port map(CLK, CLK_L);
22
      U1: LD port map(D,CLK_L,Q1);
23
      U2: LD port map(Q1,CLK,Q2);
24
25
      U3: Q <= Q2;
      U4: INV port map(Q2,QN);
26
27 end Behavioral;
```

```
1 LIBRARY ieee;
 2 USE ieee.std_logic_1164.ALL;
 3
 4 ENTITY TB_pet_d_ff IS
 5 END TB_pet_d_ff;
 6
 7
    ARCHITECTURE behavior OF TB_pet_d_ff IS
        COMPONENT pet_d_ff
 8
       PORT (
 9
10
             CLK : IN std_logic;
             D : IN std_logic;
11
             Q : OUT std_logic;
12
             QN : OUT std_logic
13
14
            );
       END COMPONENT;
15
16
17
       --Inputs
       signal CLK : std_logic := '0';
18
       signal D : std_logic := '0';
19
20
       --Outputs
       signal Q : std_logic;
21
       signal QN : std_logic;
22
2.3
       -- Clock period definitions
24
       constant CLK_period : time := 10 ns;
25
26
```


```
26
27
   BEGIN
       -- Instantiate the Unit Under Test (UUT)
28
       uut: pet_d_ff PORT MAP (
29
              CLK => CLK,
30
              D \Rightarrow D
31
              Q \Rightarrow Q
32
33
               QN => QN
            );
34
35
       -- Clock process definitions
36
37
       CLK_process :process
       begin
38
          CLK <= '0';
39
          wait for CLK_period/2;
40
          CLK <= '1';
41
          wait for CLK_period/2;
42
       end process;
43
44
       -- Stimulus process
45
       stim_proc: process
46
47
       begin
          wait for 20 ns;
48
          d <= '0';
49
          wait for CLK_period*2;
50
          d <= '1';
51
          wait for CLK_period*2;
52
          d <= '0';
53
          wait for CLK_period*2;
54
          d <= '1';
55
56
          wait for CLK_period*2;
          wait;
57
       end process;
58
59 END;
```

						25.000 ns				
Name	Value	0 ns	5 ns	10 ns	15 ns	20 ns	25 ns	30 ns	35 ns	40 ns
୍ଲା clk	1									
l⊕ d	0									
106	0									
୍ଲା qn	1									
🖟 clk_period	10000 ps						10	000 ps		


This outcome is correct because D is 0 right before the clock tick therefore Q should be 0 and QN should be 1.




This outcome is correct because D is 0 right before the clock tick therefore Q should be 0 and QN should be 1.




This outcome is correct because D is 0 right before the clock tick therefore Q should be 0 and QN should be 1.




This outcome is correct because D is 1 right before the clock tick therefore Q should be 1 and QN should be 0.




This outcome is correct because D is 1 right before the clock tick therefore Q should be 1 and QN should be 0.



This outcome is correct because D is 0 right before the clock tick therefore Q should be 0 and QN should be 1




This outcome is correct because D is 0 right before the clock tick therefore Q should be 0 and QN should be 1.



This outcome is correct because D is 1 right before the clock tick therefore Q should be 1 and QN should be 0.

Task 2: T Flip-Flop

A T flip-flop is a clock synchronous sequential circuit that flips the value of Q and QN at each clock tick. It uses a positive edge triggered D flip-flop to achieve this.



```
library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
 3
   library UNISIM;
    use UNISIM. VComponents.all;
 4
 5
 6
    entity t_ff is
       Port ( CLK : in STD_LOGIC;
 7
               Q : out STD_LOGIC;
 8
 9
               QN : out STD_LOGIC);
10
    end t_ff;
11
    architecture Behavioral of t_ff is
12
       component pet_d_ff port(CLK: in std_logic;
13
14
                               D: in std_logic;
15
                               Q: out std_logic;
                               QN: out std_logic);
16
       end component;
17
       signal Q1,Q1_L: std_logic;
18
   begin
19
      U0: pet_d_ff port map(CLK,Q1_L,Q1,Q1_L);
20
21
      U1: Q <= Q1;
       U2: QN \leq Q1_L;
22
23 end Behavioral;
2.4
```

```
1 LIBRARY ieee;
 2 USE ieee.std_logic_1164.ALL;
 3 USE ieee.numeric_std.ALL;
 4
 5 ENTITY TB_t_ff IS
 6 END TB_t_ff;
 7
 8 ARCHITECTURE behavior OF TB_t_ff IS
 9
        COMPONENT t_ff
        PORT (
10
             CLK : IN std_logic;
11
             Q : OUT std_logic;
12
             QN : OUT std_logic
13
14
            );
        END COMPONENT;
15
16
       --Inputs
17
       signal CLK : std_logic := '0';
18
      --Outputs
19
      signal Q : std_logic;
20
      signal QN : std_logic;
2.1
22
      -- Clock period definitions
23
       constant CLK_period : time := 10 ns;
24
25
20
   BEGIN
26
       uut: t_ff PORT MAP (
27
              CLK => CLK,
28
              Q \Rightarrow Q
29
              QN => QN
30
            );
31
32
       -- Clock process definitions
33
       CLK_process :process
34
       begin
35
          CLK <= '0';
36
          wait for CLK_period/2;
37
          CLK <= '1';
38
          wait for CLK_period/2;
39
       end process;
40
41 END;
42
```



This outcome is correct because it can be seen that at each clock tick, the values of Q and QN flip.


Task 3: 4-bit Binary Ripple Counter

A 4-bit ripple counter is a series of 4 T flip-flops that count the number of clock tick that have passed and then stays asserted for that many clock ticks. The n-th T flip-flop will stay negated for 2ⁿ clock ticks then switch to being asserted for 2ⁿ clock ticks. For example, the first T flip-flop will flip every clock tick, the second T flip-flop will switch every two clock tick, and so on.

```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
 2
    library UNISIM;
 3
    use UNISIM. VComponents.all;
 4
 5
    entity ripple_counter is
 6
        Port ( CLK : in
 7
                          STD_LOGIC;
               Q0 : out
 8
                          STD_LOGIC;
               Q1 : out
                          STD LOGIC;
 9
                          STD LOGIC;
               Q2 : out
10
               Q3 : out
                          STD_LOGIC);
11
    end ripple_counter;
12
13
    architecture Behavioral of ripple_counter is
14
       component t_ff port(CLK: in std_logic;
15
                            Q: out std_logic;
16
                            QN: out std_logic);
17
       end component;
18
19
       signal Q0_L,Q1_L,Q2_L,Q3_L: std_logic;
20
    begin
       U0: t_ff port map(CLK,Q0,Q0_L);
21
       U1: t_ff port map(Q0_L,Q1,Q1_L);
22
       U2: t_ff port map(Q1_L,Q2,Q2_L);
23
       U3: t_ff port map(Q2_L,Q3,Q3_L);
24
    end Behavioral;
25
26
```

```
1 LIBRARY ieee;
 2 USE ieee.std_logic_1164.ALL;
 4 ENTITY TB_ripple_counter IS
   END TB_ripple_counter;
 5
 6
 7 ARCHITECTURE behavior OF TB_ripple_counter IS
        COMPONENT ripple_counter
 8
        PORT (
 9
             CLK : IN std_logic;
10
             Q0 : OUT std_logic;
11
             Q1 : OUT std_logic;
12
             Q2 : OUT std_logic;
13
             Q3 : OUT std_logic
14
            );
15
       END COMPONENT;
16
17
18
       --Inputs
       signal CLK : std_logic := '0';
19
       --Outputs
20
       signal Q0 : std_logic;
21
       signal Q1 : std_logic;
22
       signal Q2 : std_logic;
23
       signal Q3 : std_logic;
24
25
       -- Clock period definitions
26
       constant CLK_period : time := 10 ns;
27
28
```

```
۷8
29
    BEGIN
        uut: ripple_counter PORT MAP (
30
                CLK => CLK,
31
                Q0 \Rightarrow Q0,
32
                Q1 \Rightarrow Q1,
33
                Q2 \Rightarrow Q2,
34
                Q3 => Q3
35
              );
36
37
        -- Clock process definitions
38
        CLK_process :process
39
       begin
40
           CLK <= '0';
41
           wait for CLK_period/2;
42
           CLK <= '1';
43
           wait for CLK_period/2;
44
        end process;
45
    END;
46
47
```



This outcome is correct because Q0 flips every clock tick, Q1 flips every two clock ticks, Q2 flips every four clock ticks, and Q4 flips every eight clock ticks.