

# EMBEDDED NIOS DEVCLOUD QUICKSTART

To learn more, visit http://fpgauniversity.intel.com

© Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. Other names and brands may be claimed as the property of others.

# **Contents**

Cd	Contents						
1 Introduction							
2	As	Assumptions					
3	Re	quirements	2				
	3.1	Hardware Requirements	4				
	3.2	Software Requirements	2				
4	Wa	alkthrough	_				
	4.1	File Setup	_				
	4.2	Hardware Design	ç				
	4.3	Software Design	3				
5	Ta	ble of Figures1	. 7				
6	5 Document Revision History						

#### 1 Introduction

This lab teaches you how to create an embedded system implanted in programmable logic using the Intel Nios II processor, sometimes referred to as a "soft" processor. The Nios II can be synthesized on any Intel FPGA device and has a built-in programmable logic fabric that can be easily modified to suit an applications' requirements. Intel SoC FPGA devices contain a processor built from standard cells that cannot be changed without redesigning the chip and are therefore called a textithard processor system. The Nios II processor is supported by a rich set of peripherals and intellectual property (IP) blocks built that can be configured and connected to the processor using the Platform Designer tool within the Intel Quartus Prime software suit. Intel also distributes the Nios II Software Build Tools (SBT) within the Quartus download for use with Eclipse during software development.

This lab is organized to run on several Intel FPGA development kits through the Intel Devcloud on any computer that is set up to run the Intel Devcloud environment.

# 2 Assumptions

This lab assumes the following:

- Prior FPGA knowledge
- Intel Devcloud registration and SSH key set up
- MobaXterm installed and set up
- X2GO installed and set up
- WinSCP installed and set up
- Local USB Blaster and devkit set up

If any of the above assumptions are incorrect, please refer to the relevant set up guides.

## 3 Requirements

#### 3.1 Hardware Requirements

This lab requires a local DE-10 Lite Development Kit connected to your computer. The development kit will be programmed locally on your computer through the Devcloud environment.




Figure 1: DE-10 Lite Development Kit

#### 3.2 Software Requirements

To install Quartus Prime Lite, follow these instructions inside the Devcloud environment:

• Open up the terminal and run the command:

#### cp/glob/development-tools/versions/intelFPGA\_lite/quartus\_setup.sh ~

• You have to change the Quartus version to "LITE' so run this command to open the file

#### vi ~/quartus setup.sh

- In this text file, press the key "i" to edit the document. Use the arrow keys to maneuver to the top and change **QUARTUS\_EDITION** from "PRO" to "LITE" and hit esc. After that press CTRL + ZZ to save the document and exit.
- After this you have to run it so input this command:

source ~/quartus setup.sh

## 4 Walkthrough

Open up MobaXterm and login to the Devcloud. Start up the X2GO tunnel and open up the visual environment.

#### 4.1 File Setup

- □ Unzip the zip folder called **NiosDevcloud.zip**. You will be left with a folder called **NiosDevcloud** which contains the following files: **NiosDevcloud.qar** and **software.zip**.
- ☐ Startup WinSCP. Login to the Devcloud. You should see a screen like below.




Figure 2: WinSCP Startup Window

- ☐ Go to the desktop folder in WinSCP and drag and drop the **NiosDevcloud** folder into it.
- ☐ You should see the following window. Press OK.




Figure 3: WinSCP File Upload

Now Open X2GO Window which has already been connected to. Inside X2GO you should see the folder NiosDevcloud.




Figure 4: X2GO Desktop

☐ Right click on the desktop and click **Open Terminal Here**.




Figure 5: Terminal Open

☐ Open up Quartus by typing: **quartus &** and hitting enter.




Figure 6: Opening Quartus GUI

☐ Go to **File -> Open Project** and click on the **NiosDevcloud.qar** file.

\*NO SPACES MUST BE PRESENT IN FOLDER NAME OR FILE NAME\*

- ☐ Select a destination folder where you want your project to be restored, by clicking on ... near the destination folder. Make sure the folder it is placed in contains **no spaces**.
- Select **OK**, and Quartus will begin unpacking all its files.
   You will be able to navigate around the main Quartus window. We will start modifying our system by using Platform Designer.




Figure 7:Selecting Archive Name and Destination Folder for the .qar file

## 4.2 Hardware Design

Building the Platform Designer system is a highly efficient way of designing systems with or without a processor.

□ Launch Platform Designer tool from Quartus: Tools -> Platform Designer. A pop-up should open asking if you would like to open a system file. If it does not, click File -> Open. Open the file nios\_setup\_v2.qsys. The entire design of the system was completed before-hand.




Figure 8: Platform Designer Main Panel

- □ Save your Platform Designer system by using **File -> Save** The information is saved in a .qsys file. (Note: By saving, you still have not generated the files that you need for Quartus compilation or with the Eclipse SBT).
- ☐ Click on the button **Generate HDL**. Click **Generate** on the panel that appears.




Figure 9: HDL Generation Panel

- ☐ When the file generation is complete, click **Finish** to exit the Platform Designer window.
- ☐ In the Quartus main window, go to **Project -> Add/Remove Files.**




Figure 10: Quartus Add/Remove Files Pane

Add the **nios\_setup\_v2.qip** file. (You can also just add the nios\_setup\_v2.qsys file). Press the "..." button to open the file dialog box.

- ☐ The nios\_setup\_v2.qip file should be found under nios\_setup\_v2 -> Synthesis directory in your project. You will need to change the filter to display **All files** if you cannot see it. Next, you will compile the design. Click on the play button as shown below. File Edit View Project Assignments Processing Tools Window Help - 2 < < < 0 ► × × ♦ | © \* \* \* \* | • □ 🔚 😾 🖒 🗈 🗘 つ C hello\_world\_lab Figure 11: Compilation Button on Quartus Toolbar Launch the Programmer by clicking **Tools -> Programmer** Next, you need to download what is called a .sof file or SRAM object file. This is the programming image file that gets downloaded in the FPGA. The default location is <working\_directory>/output\_files. ☐ Right click on the first row <none> under File and click on **Change File**. Navigate to the output\_files directory and select top.sof. Click **Open**. In the first row under **Program/Configure** click in the check box as shown. File Checksum Usercode Program/ Verify Blank- Examine Security Erase ISP CLAMF Configure Check **✓** output files/hello... 10M50DAF48... 003DB685 003DB685 Figure 12: Program/Configure Checkbox
- □ Click on **Hardware Setup**, located in the top left corner of the programmer window. In the currently selected hardware section, click on the drop-down menu and select the **USB Blaster**. It may say something like localhost:13090[USB-0].
- ☐ Click **Start**, located on the left of the programmer window. When programming is complete, the progress meter should read 100% (Successful).




Figure 13: Programmer Progress Successful

Your FPGA hardware design is now complete!

#### 4.3 Software Design

The NIOS Software Build Tools for Eclipse are included as part of Quartus. These tools will help manage creation of the application software and Board Support Package (BSP).

☐ Launch **Tools -> NIOS II Software Build Tools** for Eclipse. You can use the default location that Eclipse picks for you.




Figure 14: Initial Workspace Setup

☐ Click **OK** in the Workspace Launcher. Next, the Eclipse SBT will launch.




Figure 15: Creating the Initial Project in the Eclipse SBT

□ Right click in the area called Project Explorer and select **New -> Nios II Application and BSP from Template.** 

The BSP is the "Board Support Package" that contains the drivers for things like translating *printf* C commands to the appropriate instructions to write to the terminal.

Next you will see a panel that requests information to setup your design.

□ Navigate to your working directory and click on the **.sopcinfo** file. The **.sopcinfo** file informs Eclipse on what your Platform Designer system contains.






Figure 16: Navigating to the .sopcinfo File

- ☐ Fill in the Project name, call it **hello\_world\_sw.**
- □ Next you will be asked to pick a template design. Select the **Hello World Small** application template. This template writes "Hello from Nios II" to the screen.
  - Make sure to pick Hello World Small and not Hello World or you will not have enough memory in your FPGA design to store the program executable.
- ☐ Click **Finish**.




Figure 17: Completing the Nios II Software Examples Setup Screen

☐ Right click on the project **hello\_world\_sw** and then go to **Run as -> Nios II Hardware.** 




Figure 18: Run NIOS II Hardware

- ☐ A window will appear as shown below. Click on the **Target Connection** tab.
  - o The connection should indicate that Eclipse has connected to the USB-blaster.
  - o If the connection is not identified, you can click Refresh Connections
  - You might need to stretch the window wider to see the Refresh Connections button.
- ☐ Click **Run.** If the run button is grayed out but your device shows up under the connections window, you may need to select **Ignore mismatched system ID** and **Ignore mismatched system timestamp.**




Figure 19: Eclipse SBT Tools after Connection is made to the USB-Blaster

- □ Now you have hardware and software downloaded into your board. You should observe "Hello from Nios II!" printed on the Nios II Console tab.
  - If you do not get this printed in the console tab, please refer to the troubleshooting document.



Figure 20: "Hello from Nios II!" on Nios II Console Tab

# 5 Table of Figures

Figure 1: DE-10 Lite Development Kit	4
Figure 2: WinSCP Startup Window	5
Figure 3: WinSCP File Upload	6
Figure 4: X2GO Desktop	6
Figure 5: Terminal Open	7
Figure 6: Opening Quartus GUI	7
Figure 7:Selecting Archive Name and Destination Folder for the .qar filefile	8
Figure 8: Platform Designer Main Panel	9
Figure 9: HDL Generation Panel	10
Figure 10: Quartus Add/Remove Files Pane	10
Figure 11: Compilation Button on Quartus Toolbar	11
Figure 12: Program/Configure Checkbox	11
Figure 13: Programmer Progress Successful	12
Figure 14: Initial Workspace Setup	13
Figure 15: Creating the Initial Project in the Eclipse SBT	13
Figure 16: Navigating to the .sopcinfo File	14
Figure 17: Completing the Nios II Software Examples Setup Screen	15
Figure 18: Run NIOS II Hardware	15
Figure 19: Eclipse SBT Tools after Connection is made to the USB-Blaster	16

# **6 Document Revision History**

List the revision history for the application note.

Name	Date	Changes
Rony Schutz	10/28/2019	Initial Release of Quickstart Guide