




- > **FPGA**
- > **Flash/DDR**
- > **IC**
- > **Connector**
- > **Others**

Title		
Size	Number	Revision
A2		
Date:	2019/10/10	Sheet of
File:	D:\work\PAGE01	Block diagram.SchDoc
		Drawn By:



M[4:0]=10011: MASTER SPI x4




FPGA3.3V 19

Title		
Size A4	Number	Revision
Date:	2019/10/10	Sheet of
File:	D:\work_\..\PAGE02 CV5 Config.SchDoc	Drawn By:

U18F

BANK7A



5CEFA5F23I7N

Title		
Size	Number	Revision
A3		
Date:	2019/10/10	Sheet of
File:	D:\work\...\PAGE03.CV5 Bank7A.SchDwg	Drawn By:

A

A

BANK 4A

IO, (DIFPIO_RX_B41p, DIFFOUT_B41p, DQ4B)	AB12	AD/DA_CLK	9
IO, RZQ_0, (DIFPIO_RX_B41n, DIFFOUT_B41n)	AB13	DAC_CS	9
IO, (DIFPIO_RX_B42p, DIFFOUT_B42p, DQ4B)	U13	DAC_D9	9
IO, (DIFPIO_RX_B42n, DIFFOUT_B42n, DQ4B)	V13	DAC_DIN	9
IO, (DIFPIO_RX_B43p, DIFFOUT_B43p, DQS4B)	T12	843P_LCD	12
IO, (DIFPIO_RX_B43n, DIFFOUT_B43n, DQS4B)	U12	843N_LCD	12
IO, (DIFPIO_RX_B44p, DIFFOUT_B44p)	AA13	844P_COMS	12
IO, (DIFPIO_RX_B44n, DIFFOUT_B44n, DQ4B)	AA14	844N_COMS	12
IO, (DIFPIO_RX_B45p, DIFFOUT_B45p, DQ4B)	AB15	845P_COMS	12
IO, (DIFPIO_RX_B45n, DIFFOUT_B45n, DQ4B)	Y15	845N_COMS	12
IO, (DIFPIO_RX_B46p, DIFFOUT_B46p, DQ4B)	Y14	846P_COMS	12
IO, (DIFPIO_RX_B46n, DIFFOUT_B46n, DQ4B)	V15	846N_COMS	12
IO, CLK2p, (DIFPIO_RX_B47p, DIFFOUT_B47p)	V14	847P_LCD	12
IO, CLK2n, (DIFPIO_RX_B47n, DIFFOUT_B47n)	AB18	847N_LCD	12
IO, (DIFPIO_RX_B48p, DIFFOUT_B48p, DQ4B)	AB17	848P_LCD	12
IO, (DIFPIO_RX_B48n, DIFFOUT_B48n, DQ4B)	AB21	848N_LCD	12
IO, (DIFPIO_RX_B49p, DIFFOUT_B49p, DQS4B)	AB20	849P_COMS	12
IO, (DIFPIO_RX_B49n, DIFFOUT_B49n)	Y17	849N_COMS	12
IO, (DIFPIO_RX_B50p, DIFFOUT_B50p, DQ5B)	Y16	850P_COMS	12
IO, (DIFPIO_RX_B50n, DIFFOUT_B50n, DQ5B, DQ1B)	U15	850N_COMS	12
IO, (DIFPIO_RX_B51p, DIFFOUT_B51p, DQS5B, DQ1B)	U14	851P_LCD	12
IO, (DIFPIO_RX_B51n, DIFFOUT_B51n, DQS5B, DQ1B)	AA18	851N_LCD	12
IO, (DIFPIO_RX_B52p, DIFFOUT_B52p)	AA17	852P_COMS	12
IO, (DIFPIO_RX_B52n, DIFFOUT_B52n, DQ5B, DQ1B)	AA20	852N_COMS	12
IO, (DIFPIO_RX_B53p, DIFFOUT_B53p, DQ5B, DQ1B)	AA21	853P_LCD	12
IO, (DIFPIO_RX_B53n, DIFFOUT_B53n, DQ5B, DQ1B)	W19	853N_LCD	12
IO, (DIFPIO_RX_B54p, DIFFOUT_B54p, DQ5B, DQ1B)	W20	854P_LCD	12
IO, CLK3p, (DIFPIO_RX_B55p, DIFFOUT_B55p)	W16	854N_LCD	12
IO, CLK3n, (DIFPIO_RX_B55n, DIFFOUT_B55n)	V16	FPGA_GCLK1	11
IO, (DIFPIO_RX_B56p, DIFFOUT_B56p, DQ5B, DQ1B)	AA22	GPIO2	16
IO, (DIFPIO_RX_B56n, DIFFOUT_B56n, DQ5B, DQ1B)	AB23	856P_LCD	12
IO, (DIFPIO_RX_B56p, DIFFOUT_B56p, DQ5B, DQ1B)	W22	856N_LCD	12
IO, (DIFPIO_RX_B57p, DIFFOUT_B57p, DQ6B, DQ1B)	W22	857P_COMS	12
IO, (DIFPIO_RX_B57n, DIFFOUT_B57n)	Y19	857N_COMS	12
IO, (DIFPIO_RX_B58p, DIFFOUT_B58p, DQ6B, DQ1B)	Y20	858P_LCD	12
IO, (DIFPIO_RX_B58n, DIFFOUT_B58n, DQ6B, DQ1B)	U14	858N_LCD	12
IO, (DIFPIO_RX_B59p, DIFFOUT_B59p, DQS6B, DQS1B)	P14	859P_LCD	12
IO, (DIFPIO_RX_B59n, DIFFOUT_B59n, DQS6B, DQS1B)	W21	859N_LCD	12
IO, (DIFPIO_RX_B60p, DIFFOUT_B60p)	Y21	B60P_LCD	12
IO, (DIFPIO_RX_B60n, DIFFOUT_B60n, DQ6B, DQ1B)	V21	B60N_LCD	12
IO, (DIFPIO_RX_B61p, DIFFOUT_B61p, DQ6B, DQ1B)	U22	B61P_LCD	12
IO, (DIFPIO_RX_B61n, DIFFOUT_B61n, DQ6B, DQ1B)	V18	B61N_LCD	12
IO, (DIFPIO_RX_B62p, DIFFOUT_B62p, DQ6B, DQ1B)	V19	B62P_COMS	12
IO, (DIFPIO_RX_B62n, DIFFOUT_B62n, DQ6B, DQ1B)	V17	B62N_COMS	12
IO, (DIFPIO_RX_B63p, DIFFOUT_B63p)	U16	GPIO3	16
IO, (DIFPIO_RX_B63n, DIFFOUT_B63n)	U20	LED_E	14
IO, (DIFPIO_RX_B64p, DIFFOUT_B64p, DQ6B, DQ1B)	U21	LED_F	14
IO, (DIFPIO_RX_B64n, DIFFOUT_B64n, DQ6B, DQ1B)	U21	LED_G	14

5CEFA5F23I7N

BANK 5B

IO, CLK6p, (DIFPIO_RX_R33p, DIFFOUT_R33p)	N16	DAC_SCLK	9
IO, CLK6n, (DIFPIO_RX_R33n, DIFFOUT_R33n)	M16	ADC_D1	9
IO, (DIFPIO_RX_R34p, DIFFOUT_R34p, DQ2R)	N20	SDIO_CMD	15
IO, (DIFPIO_RX_R34n, DIFFOUT_R34n, DQ2R)	S21	SDIO_CLK	15
IO, (DIFPIO_RX_R35p, DIFFOUT_R35p, DQ2R)	N19	SDIO_CD	15
IO, (DIFPIO_RX_R35n, DIFFOUT_R35n, DQ2R)	M18	SDIO_D3	15
IO, (DIFPIO_RX_R36p, DIFFOUT_R36p, DQ2R)	M22	SDIO_D2	15
IO, (DIFPIO_RX_R36n, DIFFOUT_R36n, DQ2R)	K17	SDIO_D1	15
IO, (DIFPIO_RX_R37p, DIFFOUT_R37p, DQ2R)	N17	SDIO_D0	15
IO, (DIFPIO_RX_R37n, DIFFOUT_R37n, DQ2R)	I17	SDIO_D0	15
IO, (DIFPIO_RX_R38p, DIFFOUT_R38p)	M20	Audio_I2S_LRC	20
IO, (DIFPIO_RX_R38n, DIFFOUT_R38n)	M21	Audio_I2C_SCL	20
IO, (DIFPIO_RX_R38p, DIFFOUT_R38p, DQ2R)	J19	Audio_I2C_SDA	20
IO, (DIFPIO_RX_R39p, DIFFOUT_R39p, DQ2R)	J18	Audio_I2S_SDIN	20
IO, (DIFPIO_RX_R39n, DIFFOUT_R39n, DQ2R)	K21	Audio_I2S_SDOUT	20
IO, (DIFPIO_RX_R40p, DIFFOUT_R40p, DQ2R)	K22	Audio_I2S_SCLK	20
IO, (DIFPIO_RX_R40n, DIFFOUT_R40n)	K22	Audio_I2S_MCLK	20

5CEFA5F23I7N

BANK 5A

IO, RZQ_1, (DIFPIO_RX_R1p, DIFFOUT_R1p, DQ1R)	T19	DAC_D7	9
IO, PR_REQUEST, (DIFPIO_RX_R1n, DIFFOUT_R1n, DQ1R)	T20	DAC_D6	9
IO, INIT_DONE, (DIFPIO_RX_R2p, DIFFOUT_R2p)	T18	DAC_D8	9
IO, CRC_ERROR, (DIFPIO_RX_R2n, DIFFOUT_R2n)	T17	DAC_D5	9
IO, nCEO, (DIFPIO_RX_R3p, DIFFOUT_R3p, DQ1R)	T22	DAC_D3	9
IO, CvP_CONF DONE, (DIFPIO_RX_R33p, DIFFOUT_R33p)	T22	DAC_D1	9
IO, (DIFPIO_RX_R4p, DIFFOUT_R4p, DQ1R)	T15	ADC_D4	9
IO, (DIFPIO_RX_R4n, DIFFOUT_R4n, DQ1R)	R15	ADC_D0	9
IO, DEV_CLRn, (DIFPIO_RX_R5p, DIFFOUT_R5p)	R21	ADC_D2	9
IO, nPERSTL0, (DIFPIO_RX_R6p, DIFFOUT_R6p, DQS1R)	R16	ADC_D6	9
IO, (DIFPIO_RX_R6n, DIFFOUT_R6n, DQS1R)	P19	ADC_D7	9
IO, (DIFPIO_RX_R7p, DIFFOUT_R7p, DQ1R)	P18	ADC_D4	9
IO, (DIFPIO_RX_R8p, DIFFOUT_R8p, DQ1R)	P16	ADC_D2	9
IO, (DIFPIO_RX_R8n, DIFFOUT_R8n, DQ1R)	P17	ADC_D3	9

5CEFA5F23I7N

Title

Size

A3

Number

Revision

Date:

2019/10/10



Sheet

of

File:

D:\work\...\PAGE04_CV5 Bank4A5A5B_SignedBy:

D




Title		
Size	Number	Revision
A4		
Date: 2019/10/10	Sheet of	
File: D:\work\..\PAGE05 CV5 Bank3A3B.Sch	Drawn By:	

A

A

U18G

BANK 8A


















5CEFA5F23I7N

Title

Size	Number	Revision
A4		
Date:	2019/10/10	Sheet of
File:	D:\work\..\PAGE06 CV5 Bank8A.Sch	Drawn By:

D



FPGA1.1V |<>| FPGA1.1V 19

FPGA2.5V |<>| FPGA2.5V 19

DDR3L1.35V |<>| DDR3L1.35V 19

FPGA3.3V |<>| FPGA3.3V 19








VREF_DDR3 |<>| DDR_VREF 8

Title		
Size	Number	Revision
A3		
Date:	2019/10/10	Sheet of
File:	D:\work\...\PAGE07_CV5 Power.SchDoc	Drawn By:



A

A


DDR3L_VTT




DDR3L_1.35V




DDR3L_1.35V



DDR3L_1.35V



DDR3L_1.35V



DDR3L_1.35V



DDR3L_1.35V

DDR3L_1.35V

FPGA3.3V

19




DDR3L_1.35V


19

POWER FOR VTT/VREF

19

FPGA3.3V





A

A

B

B


C

C


D

D

QSPI Flash



CLOCK



3.3V | << 3.3V 19

Title

Size

A4

Number

Revision

Date: 2019/10/10


Sheet

of

File:

D:\work\..\PAGE11_Flash & Clock.Sch

Drawn By:



KEY

SWITCH

A

B

C


D

A

B

C


D



3.3V | << 3.3V 19

Title		
Size	Number	Revision
A4		
Date: 2019/10/10	Sheet of	
File: D:\work\...\PAGE13 KEY & SWITCH.Sch		




LED



DIG

六位共阴数码管

S03061AH-002



LED_A	LED_B	LED_C	LED_D	LED_E	LED_F	LED_G	LED_DP
4	LED_A	LED_B	LED_C	LED_D	LED_E	LED_F	LED_DP
4	LED_B	LED_C	LED_D	LED_E	LED_F	LED_G	
4	LED_C	LED_D	LED_E	LED_F	LED_G		
5	LED_D	LED_E	LED_F	LED_G			
5	LED_E	LED_F	LED_G				
5	LED_F	LED_G					
5	LED_G						

DIG1	DIG2	DIG3	DIG4	DIG5	DIG6
5	DIG1	DIG2	DIG3	DIG4	DIG5
5	DIG2	DIG3	DIG4	DIG5	DIG6
5	DIG3	DIG4	DIG5	DIG6	
5	DIG4	DIG5	DIG6		
5	DIG5	DIG6			
5	DIG6				

Title

Size

A4

Number

Revision

Date:

2019/10/10

Sheet



of

File:


D:\work\...\PAGE14 LED & DIG.SchDoc

A

VGA









Micro SD



3.3V | << 3.3V

19

Title		
Size	Number	Revision
A4		
Date: 2019/10/10	Sheet of	
File: D:\work\..\PAGE15 VGA & SD.SchDoc		Drawn By:





和VGA复用14个腿，BANK4A上有两个腿


OUT 3.3V

Title		
Size A4	Number	Revision
Date:	2019/10/10	
File:	D:\work\..\PAGE16_Connector.SchDoc	

A



B




C

VBUS ↕ VBUS 19



3.3V ↕ 3.3V 19

Title		
Size	Number	Revision
A4		
Date:	2019/10/10	Sheet of
File:	D:\work\..\PAGE17_FPGA Jtag.SchDoc	Drawn By:




VBUS | << VBUS 19
3.3V | << 3.3V 19

Title		
Size	Number	Revision
A4		
Date: 2019/10/10	Sheet of	
File: D:\work\..\PAGE18 Cortex-M Jtag & Uart SchbBox		




B




B


DDR3供电



C



C



D


DDR3L1.35V	DDR3L1.35V	7	8
FPGA1.1V	FPGA1.1V	7	10
FPGA3.3V	FPGA3.3V	2	7
FPGA2.5V	FPGA2.5V	7	17
3.3V	3.3V	9	10
OUT_3.3V	OUT_3.3V	12	
VBUS	VBUS	17	18
5V	5V	16	

Title		
Size	Number	Revision
A3		
Date:	2019/10/10	Sheet of
File:	D:\work\...\PAGE19_POWER.SchDoc	Drawn By:

1 2 3 4


A

A




B

B



C

C



D

D

3.3V | << 3.3V 19

Title		
Size	Number	Revision
A4		
Date:	2019/10/10	Sheet of
File:	D:\work\..\PAGE20_Audio.SchDoc	Drawn By:

1 2 3 4