


1. Q Who developed the Analytical Engine?. Draw the block diagram of a microprocessor-based Computer system and show the 8086 architecture.) 3

→ Charles Babbage.



Dynamic RAM (DRAM)

8086

Printer

Static RAM (SRAM)

8088

Serial communications

Cache

80186

Floppy disk drive

Read-only (ROM)

80286

Hard disk drive

Flash memory

80386

Mouse

EEPROM

80486

CD-ROM drive

SDRAM

Pentium

Plotter

RAMBUS

Pentium Pro

Keyboard

DDR DRAM

Pentium II

Monitor

Pentium III

DVD


Pentium 4

Cone 2

Sub.: _____

SAT SUN MON TUE WED THU FRI

DATE: / /



Architecture of 8086 Microprocessor

⑥ Describe the function and purpose of each program-visible register in the 8086 microprocessors.

(4)

Detail the flag register and the purpose of each flag bit.

Program-visible registers of 8086.

1. General Purpose Registers $\rightarrow (AX, BX, CX, DX)$

2. Segment Registers $\rightarrow (CS, DS, SS, ES)$

3. Pointer and index Registers $\rightarrow (SP, BP, SI, DI)$

4. Flag Register $\rightarrow (CF, ZF, SF, OF, \text{etc})$

5. Instruction Pointer $\rightarrow IP$ [Points to the next instruction to be executed in the code segment],

 The flag register is a special register that indicates the status of the CPU after arithmetic or logic operations.

Main Flags and their purposes:

S(sign) : 1 if result is negative.

Z(zero) : 1 if result is zero.

AC(Auxiliary carry) : 1 if carry from bit 3 to bit 4.

P(parity) : 1 if result has even number of 1s.

CY(carry) : 1 if carrying/borrow occurs.


Sub.: _____

SAT SUN MON TUE WED THU FRI

DATE: / /

CPAZ

First
16-bit



Flag
Registers

overflow flag

Direction flag

Interrupt flag

Trap flag

Sign Flag (SF)

Carry
Flag (CF)

Parity Flag (PF)

Auxiliary carry Flag
(AF)

Zero Flag

United

Q) Describe how memory is accessed using real mode memory addressing techniques. (3)

In real mode, memory is accessed using a segment: offset addressing technique.

There are four main segment registers:

CS → Code segment

DS → Data segment

SS → Stack segment

ES → Extra segment

The segment register gives the starting address of a 64 KB block, and the offset specifies the location within that block.

The physical address is calculated as:

$$\boxed{\text{Physical address} = (\text{segment} \times 16) + \text{offset}}$$

Example: if segment = 1000h and offset = 0020h,
then physical address 10020

This allows the CPU to access up to 1 MB of memory
using 20-bit addresses.

② What is the flat mode memory system? Detail the operation of memory Paging mechanism. -④

In a flat mode memory system, the entire memory is treated as continuous block of addresses, rather than being divided into segments.

All programs use a single, linear address space, where logical addresses = physical addresses.

This means there's no segmentation - every memory location can be accessed directly using a 32-bit or 64-bit address.

Memory-Paging →

1. CPU generates a virtual address.

2. TLB check: if entry found, get frame number.

3. Page table maps Page → frame (valid bit=1)
→ combine frame + offset → access RAM.

Sub.: _____

SAT SUN MON TUE WED THU FRI

DATE: 1 / 1

- ④ If valid bit = 0 \Rightarrow Page fault
- ⑤ OS picks a free frame
- ⑥ Faulting instruction reinstates and memory access succeeds

② (a) What assembly language directive indicates the start of the code segment? Explain the operation of each data-addressing mode.

Code segment

The directive marks the beginning of the code section in an assembly program, where executable instruction are written:

Example: Code segment
 MOV AX, BX
 Code ENDS .

Data Addressing Modes:

(MOV AL, 25H)

1. Immediate - Operand is given in instruction
2. Register - Operand is in a Register - (MOV AX, BX)
3. Direct - Memory address is ~~not~~ specified directly (MOV AL, [2000H])
4. Register Indirect - Register holds memory address " ", [BX], [SI], [DI]
5. Indexed - Effective address = Index Reg + displacement " ", [BX+10H]
6. Based - " " = Base Reg + " ", " ", [BX+10H]
7. Based-Indexed " " = Base + Index + " ",
 MOV AL, [BX, SI, 05H]

⑥ Illustrate the operation of the MOV AX, [BX] instruction when $BX = 1000H$ and $DS = 0100H$. Note that this instruction is shown after the contents of memory are transferred to AX.

Mov AX, [BX] copies the 16-bit data from memory into AX.

Given, $DS = 0100H$
 $BX = 1000H$.

$$\text{Physical address} = (DS \times 10H) + BX.$$

$$= (0100H \times 10H) + 1000H.$$

$$= 2000H.$$




Figure: The operation of the MOV AX, [BX] instruction when $BX = 1000H$ and $DS = 0100H$.

(Q) What is wrong with a MOV [BX], [DI] instruction?

Suppose that $DS = 1000H$, $SS = 2000H$,

$BP = 1000H$, $DI = 0100H$.

Determine the memory address accessed by each of the following instructions, assuming real mode operation?

i) MOV AL, [BP+DI] ii) MOV EDX, [BP]

iii) MOV CX, [DI] .

⇒ Memory to memory transfers are not allowed with the MOV instruction.

MOV [BX], [DI] is invalid because it tries to move data directly between two memory locations, which is not allowed in 8086. One operand must be a register or immediate.

(Q) MOV AL, [BP+DI]

⇒ Uses SS segment (since BP is used)

$$\bullet \text{EA} = \text{BP} + \text{DI} = 1000H + 0100H = 1100H.$$

$$\bullet \text{Physical address} = (\text{SS} \times 10H) + \text{EA}$$

$$= (2000H \times 10H) + 1100H$$

$$= 21100H.$$

Sub.: _____

SAT SUN MON TUE WED THU FRI

DATE: / /

(b) MOV CX, [DI]

- uses DS segment
- EA = DI = 0100H
- physical address = $(DS \times 10H) + EA$
 $= (1000H \times 10H) + 0100H$
 $\Rightarrow 10,100H$


@) MOV EDX, [BP]

- uses SS segment
- EA = BP = 1000H
- physical address = $(SS \times 10H) + EA$
 $= (2000H \times 10H) + 1000H$
 $= 21000H$

- ① Describe the sequence of events that place data onto the stack or remove data from the stack) Illustrate the PUSH and POP instructions;
- ② PUSH BX places the contents of BX onto the stack.
- ③ POP CX removes data from the stack and places them into CX. Both instruction are shown after execution!

PUSH: - Decreases SP by 2 and stores data at the new top of the stack (in SS segment)

- POP: Reads data from the top of the stack into a register and increases SP by 2.




Sub.: _____

SAT SUN MON TUE WED THU FRI

DATE: / /

(b)



[Figure 1b]

③ (a) What is the difference between intersegment, and intrasegment jump?

If a near jump uses a signed 16-bit displacement, how can it jump to any memory location within the current code segment?

Type of Jump	Segment involved	Registers affected	Description
Intrasegment Jump	Same code segment	only IP changes	Control stays within the
Intersegment Jump	Different code segment	Both CS and IP changes.	Control transfers to another code segment.

Sub.: _____

SAT SUN MON TUE WED THU FRI


DATE: / /

- The near jump reads a 16-bit signed displacement (range, -32768 to +32768)
- CPU sets IP: (next IP) + displacement.
- Only IP changes, CS is unchanged, so control transfers within the current 64 KB code segment.
location in the
- Any A Segment is reachable directly if within $\boxed{\pm 32 \text{ KB}}$, or via multiple near jumps for further spots.


③

① Define opcode. Draw the formats of the 8086 - Core instructions.

⇒ An opcode (operation code) is the part of an instruction that tells the CPU which operation to perform, such as add, move or jump.



(a) 16-bit instruction mode



(b) 32 bit instruction mode.

Sub.: 3 marks

SAT SUN MON TUE WED THU FRI



DATE: / /

Q) Write down the purpose of direction flag.

Convert ~~Mov DL,[DI]~~ instruction to its machine language form.

→ If the direction flag is cleared it selects auto-increment for the string instructions and if the direction flag is set it selects auto-decrement.

Effect: DF=0 : indexes increment → process low → high addresses
DF=1 : " deincrement → process high → low "



Opcode = MOV

D = transfer to register.

W = byte.

MOD = No displacement.

REG = DL.

R/M = DS:[DI]

Sub.: 1 marks

SAT SUN MON TUE WED THU FRI

DATE: / /

Q) What is wrong with a MOV CS, AX instruction?
Show the Shift and rotate instructions in details.

→ The contents of CS will change causing an unpredictable jump.

MOV CS, AX is invalid because the CS register cannot be changed directly by a MOV instruction; it can only be modified by far jump, far call, or interrupt.

Shift and rotate instructions:

1. Shift instructions:

* Move bits left or right; zeros are filled in.

• Types

- SHL/SAL: Shift left; MSB → CF, LSB = 0
- SHR: Shift right; LSB → CF, MSB = 0.
- SAR: Arithmetic right; sign bit unchanged

Sub.: _____

SAT	SUN	MON	TUE	WED	THU	FRI
<input type="checkbox"/>						

DATE: / /

2. Rotate instructions:

- Bits are ~~rotated~~ rotated in a circle.
- Types:
 - ROL/ROR: Rotate left/right; end bit re-enters from opposite end.
 - RCL/RCR: Rotate through carry flag.


④ @ What is the purpose of ADC (addition-with-carry) instruction?

Illustrate and describe how the carry flag (CF) links the two 16-bit-additions into one 32-bit addition.

⇒ The ADC (Addition-with-Carry) instruction adds two operands along with the Carry Flag (CY) from a previous operation.

It is mainly used for multi-byte addition.

Example: $A \leftarrow A + R + CY$.



Figure

- ⑥ What is wrong with the INC[BX] instruction?
- ① What is the difference between the NOT and the NEG instruction?
- ② What happens if AH = 02H and DL = 93H. When the INT 21H instruction is executed?
- ③ INC[BX] is invalid because the assembler cannot determine the operand size (byte or word). You must specify it explicitly (e.g., INC BYTE PTR[BX] or INC WORD PTR[BX]).
- ④ It displays the character stored in DL on the screen.
if DL = 93H, which is ASCII for 'C'
when AH = 02H and INT 21H is executed, Dos Function "Display output" is called.

(c) Use both conditional and unconditional jump instructions to control the flow of a program.


Illustrate a near jump that adds the displacement (0002H) to the contents of IP.

Conditional Jump instructions

Assembly Language	Tested condition	Operations
J A	Z=0 and C=0	Jump if above
J B	C=1	Jump if below.
J C	C=1	Jump if carry.
J L	S1=0	Jump if less than
J NC	C=0	Jump if no carry.

Unconditional Jump instructions

JMP	No condition tested	Jump unconditionally to the specified label.
CALL	No condition tested	call a subroutine.
RET	"	return from subroutine.
LOOP	CX ≠ 0 (counter not zero)	Decrement CX.
JMP short	No condition tested	Short jump within -128 to 127 bytes of current location



CS = 1000H
IP = 0002H
New IP = 0005H

} Near Jump.

Figure: Near Jump

Sub.: 4 marks

SAT	SUN	MON	TUE	WED	THU	FRI
<input type="checkbox"/>						

DATE: / /

(d) What is interrupt service procedure (ISP)?

Use the call and return instructions to include procedures in the program structure

⇒ An interrupt is either a hardware-generated call or a software generated call. At times, an internal interrupt is called an exception.

Either type interrupts the program by calling an interrupt service procedure (ISP) or interrupt handler.

Call is used to transfer control to a procedure, saving the return address on the stack.

RET is used to return control from the procedure to the calling program by popping the return address from the stack.