Rattrapage S3 Architecture des ordinateurs

Durée: 45 min

Répondre exclusivement sur le document réponse.

Exercice 1 (3 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Exercice 2 (2 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

Exercice 3 (3 points)

Soit le programme ci-dessous :

```
Main
            move.l #$00BB00BB,d7
            moveq.l #1,d1
next1
                   d7
            tst.b
            bmi
                    next2
            moveq.l #2,d1
next2
            clr.l
                    d2
            move.l #$FFFFFFF,d0
loop2
            addq.l #1,d2
            subq.b #1,d0
            bne
                    loop2
next3
            clr.l
                    d3
                    #$9999,d0
            move.w
loop3
            addq.l #1,d3
            dbra
                                  ; DBRA = DBF
                    d0,loop3
            illegal
quit
```

Complétez le tableau présent sur le <u>document réponse</u>.

Rattrapage S3

Exercice 4 (2 points)

Réalisez le sous-programme **IsCharError** qui détermine si une chaîne non nulle ne contient que des chiffres. Une chaîne de caractères se termine par un caractère nul. À l'exception des registres de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de ce sous-programme.

<u>Entrée</u> : **A0.L** pointe sur le premier caractère d'une chaîne non nulle (c'est-à-dire qui contient au moins un caractère différent du caractère nul).

Sortie : **D0.L** renvoie *true* (1) si la chaîne contient au moins un caractère qui n'est pas un chiffre.

D0.L renvoie *false* (0) si la chaîne ne contient que des chiffres.

Indications:

- Si au moins un caractère est inférieur au caractère '0', il faut renvoyer true (**D0.L** = 1).
- Si au moins un caractère est supérieur au caractère '9', il faut renvoyer true (**D0.L** = 1).

Rattrapage S3 2/6

EAS	y68	K Quic	k Ref	fei	rer	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.сс	m/EAS	y68	BK.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	2=2 28	ource,	d=destina	ation, e	=eithe	r, i=dis	placemen	t	Operation	Description
•	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	·	
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
	_	-(Ay),-(Ax)		-	-	-	_	е	_	-	_	_	_	-	_	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination. BCD result
ADD ⁴	RWI	s,Dn	****	е	s	S	S	S	S	S	S	s	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
NDD		Dn,d		е	d ⁴	ď	ď	ď	ď	ď	ď	d	-	-	_	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	9	S	S	S	S	S	S	S	s	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	ď	d	ď	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	ď	d	d	d	-	-		#n+d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dy,Dx	****	-	u	- u	- u	- u	- u	- u	- u	- u	-	-	2	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
AUUX	BWL			9	-	-	-		-	-	-	_	_		-		Add source and extend bit to destination
A ND 4	DWI	-(Ay),-(Ax)	-**00	-	-	-		9	-	-					- 4	-(Ay) + -(Ax) + X → -(Ax)	Lasia d'AND
AND 4	BMT	s,Dn Dn.d	00	9	-	S	S	S	S	S	S	2	S	S	Sª	s AND Dn → Dn	Logical AND source to destination (ANDI is used when source is #n)
A NIDIL Á	DWI		-**00	9	-	d	d	d	d	d	d	d			-	Dn AND d → d	
ANDI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	s	0 → bit number of d	clear the bit in d
BRA	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*	e¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
0021		#n,d		ď	_	ď	ď	ď	ď	d	ď	d	_	_	S	1 → bit n of d	set the bit in d
BSR	BW3	address ²		-	+	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn.d	*_	e¹		d	d	ф	d	d	ф	d	d	Ь		NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
ונום	1	#n,d		d ¹	-	d	d	d	ď	d	d	d	d	ď	_	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CUV	W		-*UUU	-	-	_	_					_					
CHK		s,Dn	-0100	-	-	2	2	S	S	2	S	2	2	S	-	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
CLR	BWL	d	-0100	d	- A	d	d	d	d	d	d	d	-	-	-	□ → d	Clear destination to zero
CMP 4	BWL	s,Dn		9	S4	S	S	S	S	S	S	S	S	S	S	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	9	S	S	S	S	2	S	2	S	S	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S		Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	-***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
																if Dn \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	9	-	S	S	S	S	2	S	2	2	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	е	-	S	S	S	S	2	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4	BWL	Dn,d	-**00	е	-	d	d	d	d	d	d	d	-	-	s4	Dn XDR d → d	Logical exclusive DR Dn to destination
EORI 4		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	W	#n,SR	=====	-	-	-	-	-	_	_	-	_	-	_	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	"	Rx,Ry		9	9	-	-		-	-	-	-	-	-	-	register ← → register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	ď	-	-	-	-	-	-	-	-	-	-		Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL	WL	UII		u	Ε.	-	-	-	-	-	-	-	-	-	<u> </u>	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	
		1		-	-	-		-	-						-		Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	^d → PC	Jump to effective address of destination
JSR	<u>.</u>	d .		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	2	2	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X To the contract of the contr	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	ď		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d I bit left/right (.W only)
MOVE 4	BWL	b,z	-**00	9	s ⁴	е	е	е	е	е	е	е	S	s	s ⁴	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	S	s	S	S	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE	W	SR,d		q	+-	d d	d d	d d	d	d d	d d	q	- 8	-	- 8	SR → q	Move Status Register to destination
MOVE	11	USP,An		-	1	u		u	_		_	-		-	Ë		
MUYE				1	d	-	-	-	-	-	-	-	-	_	-	USP → An	Move User Stack Pointer to An (Privileged)
	Division	An,USP	WATER	-	2	- /4 -	-	- /1 -	7. 1. 1			, .	/- DO:	/: BB C :	-	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Un	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Opcode	Size	Operand	CCR		Effer	ctive	2ddres	2=2 2	nurce.	d=destina	tinn e	=eithe	r i=dis	placemen	t	Operation	Description
арссас	BWL	s,d	XNZVC				(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W			(i.PC.Rn)		aper ation	Dustri priori
MOVEA ⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM*	WL	Rn-Rn,d		-	-	d	-	d	d	d	ď	d	-	-	-	Registers → d	Move specified registers to/from memory
MOTEM	""	s,Rn-Rn		_	_	S	s	-	S	S	s	S	s	2	_	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WI	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MOTE	""	(i,An),Dn		d	_	_	_	_	S	_	_	_	_	_	_	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ4	1	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	S	S	s	S	s	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	w	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	2	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	R	d	*U*U*	d	-	ď	ď	d	ď	ď	ď	q	-	-	-	0 - d ₀ - X → d	Negate BCD with eXtend, BCD result
NEG	_	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0-d → q	Negate destination (2's complement)
NEGX	BWL	-	****	d	-	ď	d	d	ď	d	ď	d	-	-	-	0-q-x → q	Negate destination (2.5 complement)
NOP	DIVL	u		-	-	- u	- u	- u	- u	-	- u	-	-	_	-	None	No operation occurs
NOT	BWL	4	-**00	d	-	d	d	d	d	d	d	d	-	-	_	NOT(d) → d	Logical NOT destination (1's complement)
OR ⁴	BWL		-**00	е		S	S	S	S	S	S	S	S	2	s ⁴	s OR On → On	Logical OR
uk	DWL	Dn,d		9		ď	q	q	ď	d d	ď	q	-	-	-	On OR d → d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n DR d → d	Logical OR #n to destination
ORI ⁴	В	#n,CCR	=====	u	-	u	- u	u -	- u	- u	-	- u	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-		#n OR SR → SR	Logical DR #n to SR (Privileged)
PEA	W 1	-		-	-		-	-							-	↑s → -(SP)	Push effective address of s onto stack
RESET	L	S		-	-	2	-	-	S	S -	S -	S	2	2	_	Assert RESET Line	
	DWI	n n	-**0*		-	-	\vdash								-	ASSELT KERET FILE	Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X)
ROL ROR	RMT	Dx,Dy	_ ~ ~ 0 ~	9	-	-	-	-	-	-	-	-	-	-	-	C -	
KUK	w	#n,Dy d		d	-	-	- d		-		-	-	-	-	2		Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXL		Dx,Dy	***0*		-	d	-	d	d	d	d -	d	-	-	-	X	Rotate d 1-bit left/right (.W only) Rotate Dy, Dx bits L/R, X used then updated
ROXR	DWL	#n,Dy		e d	-	_	-	-	_	_	_	_	_	-	l		Rotate Dy, #n bits left/right (#n: 1 to 8)
KUNK	W	d d		u	-	ď	d	d	d	d	ď	d	_	-	S	X 🕶 C	Rotate destination 1-bit left/right (.W only)
RTE	W	и		-	-	u	u	u	_ u	- u	u	u	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	-	-	-	-	-	-	-	-	-	-	-	-	$Dx_0 - Dy_0 - X \rightarrow Dx_0$	Subtract BCD source and eXtend bit from
2BLD	В	-(Ay),-(Ax)	.0.0.	9	-	-	-	-	_	-	-	_	_	-	_		destination, BCD result
Scc	В	-(Ay),-(AX)		d	-	- d	d	e d	- d	d -	- d	d	-	-	-	$-(Ax)_{10}$ - $-(Ay)_{10}$ - $X \rightarrow -(Ax)_{10}$ If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
900	В	0		a	-	0	a	а	0	a	0	0	-	-	-	else O's → d	else d.B = 00000000
STOP		#						_				_				#n → SR; STOP	
SUB 4	BWL	#n	****	-	-	-	-		-	-	-		-	-	S S ⁴	#n → 5K; 51UP Dn - s → Dn	Move #n to SR, stop processor (Privileged) Subtract binary (SUBI or SUBQ used when
20B .	DWL	Dn,d		9	s ď ⁴	S	s d	s s	2	2	s d	2	2	2	S	ld - Dn → d	source is #n. Prevent SUBQ with #n.L)
CHDA 4	WL			9	-	d	$\overline{}$		d	d		d			-		,
SUBA ⁴		s,An	****	2	9	S	S	2	2	2	S	2	S	2	S	An - s → An d - #n → d	Subtract address (.W sign-extended to .L)
		#n,d	****	d	-	d	d	d	d	d	d	d			_		Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
SNBX	RMF	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
OWAD	w	-(Ay),-(Ax)	-++00	-	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	destination
PAR		Dn	-**00 -**00	u	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
ZAT	В	d "		d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	PC →-(SSP); (SSP);	Push PC and SR, PC set by vector table #n
TDADU				_	\vdash											(vector table entry) → PC	(#n range: 0 to 15)
TRAPV	DI			-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TZT	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	Divis	An		-	d	-	-	-	-		-	-	- /- PO	- (. pp. p. :	-	$An \rightarrow SP$; (SP)+ $\rightarrow An$	Remove local workspace from stack
	BWL	b,z	XNZVC	Un	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)									
CC	Condition	Test	CC	Condition	Test				
Ī	true	1	VC	overflow clear	!V				
F	false	0	VS.	overflow set	V				
ΗI"	higher than	!(C + Z)	PL	plus	!N				
L2 _n	lower or same	C + Z	MI	minus	N				
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CSª	lower than	С	LT	less than	(N ⊕ V)				
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$				
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- Either source or destination #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
 - Long only; all others are byte only
- Assembler calculates offset

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly

- not affected, O cleared, 1 set, U undefined

Nom :	. Prénom :	. Classe:

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.W #\$5000,-(A1)		
MOVE.W \$5000,-1(A1,D0.W)		
MOVE.W \$5000(PC),-2(A1)		

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	C
\$E2 + \$A8	8					
\$8000 + \$8000	16					

Exercice 3

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.								
D1 = \$	D2 = \$	D3 = \$						

Exercice 4			