Partiel S3 – Corrigé Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (4 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

```
Valeurs initiales: D0 = $FFFF0010 A0 = $00005000 PC = $00006000 D1 = $0000FFEE A1 = $00005008 D2 = $FFFFFFF9 A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

Exercice 2 (3 points)

Remplir le tableau présent sur le <u>document réponse</u>. Vous devez trouver le nombre manquant (sous sa forme hexadécimale) en fonction de la taille de l'opération et de la valeur des *flags* après l'opération. <u>Si</u> plusieurs solutions sont possibles, vous retiendrez uniquement la plus petite.

Exercice 3 (4 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
            move.l #$ff,d7
next1
            moveq.l #1,d1
            cmpi.l #$01,d7
                  next2
            bgt
            moveq.l #2,d1
next2
            clr.l
            move.l #$11112222,d0
loop2
            addq.l #1,d2
            subq.w #2,d0
                    loop2
            clr.l
next3
                    d3
loop3
            addq.l #1,d3
            dbra
                    d0,loop3
                                  ; DBRA = DBF
next4
            clr.l
                    #$12345678,d0
            move.l
loop4
            addq.l
                    #1,d4
                    d0,loop4
                                  ; DBRA = DBF
            dbra
```

Partiel S3 – Corrigé

Exercice 4 (9 points)

Toutes les questions de cet exercice sont indépendantes. À l'exception des registres utilisés pour renvoyer une valeur de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de vos sous-programmes. Une chaîne de caractères se termine toujours par un caractère nul (la valeur zéro). On dira qu'un caractère est blanc s'il s'agit d'un caractère espace ou d'un caractère tabulation.

1. Réalisez le sous-programme **IsBlank** qui détermine si un caractère est blanc (c'est-à-dire s'il s'agit d'un espace ou d'une tabulation).

Entrée : **D1.B** contient le code ASCII du caractère à tester.

Sortie : Si le caractère est blanc, **D0.**L renvoie 0.

Si le caractère n'est pas blanc, **D0.L** renvoie 1.

Indication : La valeur numérique du code ASCII du caractère *tabulation* est 9.

2. Réalisez le sous-programme **BlankCount** qui renvoie le nombre de caractères blancs dans une chaîne de caractères. Pour savoir si un caractère est blanc, vous utiliserez le sous-programme **IsBlank**.

Entrée : A0.L pointe sur une chaîne de caractères.

Sortie : **D0.L** renvoie le nombre de caractères blancs de la chaîne.

Indications:

- Utilisez le registre **D2** comme compteur de caractères blancs (car **D0** est utilisé par **IsBlank**).
- Copier ensuite **D2** dans **D0** avant de sortir du sous-programme.
- 3. Réalisez le sous-programme **BlankToUnderscore** qui convertit les caractères blancs d'une chaîne de caractères en caractères *underscore*. Pour savoir si un caractère est blanc, vous utiliserez le sous-programme **IsBlank**.

Entrée : A0.L pointe sur une chaîne de caractères.

<u>Sortie</u>: Les caractères blancs de la chaîne sont remplacés par des caractères « _ ».

Partiel S3 – Corrigé 2/6

EAS	y68	K Quic	k Ref	fer	rer	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.сс	m/EAS	y68	SK.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	2=2 28	ource,	d=destina	ation, e	=eithe	r, i=dis	placemen	t	Operation	Description
•	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	·	
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
	_	-(Ay),-(Ax)		-	-	-	-	е	_	-	_	_	_	-	_	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination. BCD result
ADD ⁴	RWI	s,Dn	****	е	s	S	S	S	S	S	S	s	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
NDD		Dn,d		9	d ⁴	ď	ď	ď	ď	ď	ď	d	-	-	_	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	9	S	S	S	S	S	S	S	s	S	S	s + An → An Add address (.W sign-extended to	
ADDI 4	BWL	#n,d	****	d	-	d	d	d	ď	d	ď	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	ď	d	d	d	-	-		#n+d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dy,Dx	****	-	u	- u	- u	- u	- u	- u	- u	- u	-	-	2	$D_V + D_X + X \rightarrow D_X$	Add source and eXtend bit to destination
AUUX	BWL			9	-	-	_		-	-	-	_	_	-	-		Add source and extend bit to destination
AND A	DWI	-(Ay),-(Ax)	-**00	-	-	-		9	-	-					- 4	-(Ay) + -(Ax) + X → -(Ax)	Lasia d'AND
AND 4	BWL	s,Dn Dn.d	00	9	-	S	S	S	S	S	S	2	S	S -	Sª	s AND Dn → Dn	Logical AND source to destination (ANDI is used when source is #n)
ANDLÁ	DWI		-**00	9	-	d	d	d	d	d	d	d			-	Dn AND d → d	
ANDI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗆 🕳 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	x	Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																$address \rightarrow PC$	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	ВL	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	s	0 → bit number of d	clear the bit in d
BRA	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
0021		#n,d		ď	_	ď	ď	ď	ď	d	ď	d	_	_	S	1 → bit n of d	set the bit in d
BSR	BW3	address ²		-	+	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn.d	*	e	+	d	d	d	d	d	ф	d	d	d	-	NOT(bit On of d) \rightarrow Z	Set Z with state of specified bit in d
ונום	D L	#n,d		ď	-	d	d	d	ď	d	d	d	d	d	_	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CUV	W		-*UUU	-	-	_	_					_					
CHK		s,Dn	-0100	9	-	2	S	S	S	2	S	2	2	S	-	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
CLR	BWL	d	-****	d	- A	d	d	d	d	d	d	d	-	-	- A	□ → d	Clear destination to zero
CMP 4	BWL	s,Dn		9	S4	S	S	S	S	S	S	S	S	S	S	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	9	S	S	S	S	2	S	2	S	S	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
																if Dn \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	9	-	S	S	S	S	2	S	2	2	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	9	-	S	S	S	S	2	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4	BWL	Dn,d	-**00	е	-	d	d	d	d	d	d	d	-	-	s4	Dn XDR d → d	Logical exclusive DR Dn to destination
EORI ⁴		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	W	#n,SR	=====	-	-	-	-	-	_	_	-	_	-	_	S	#n XOR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	-"-	Rx,Ry		9	9	-	-		-	-	-	-	-	_	-	register ← → register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-		Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL	WL	UII		u	Ε.	-	-	-	-	-	-	-	-	-	<u> </u>	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	
		1		-	-	-		-	-						-		Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	^d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	2	2	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP)$; $SP \rightarrow An$;	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X T	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	2	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d			_	d	d	d	d	d	d	d		-	-	0->	Logical shift d I bit left/right (.W only)
MOVE 4	BWL	b,z	-**00	9	s ⁴	е	9	9	е	е	е	В	S	S	s4	$s \rightarrow d$	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE	W	SR,d		q	-	q	q	d	ď	d	ď	q	-	-	-	SR → d	Move Status Register to destination
MOVE	"	USP,An		u -	d	- u	- u	u .	- u	- u	- u	- u	-	-	Ė	USP → An	Move User Stack Pointer to An (Privileged)
MUYE	L L	An,USP		-		_	-	-	-	-	-	-	-	-	-		
	DWI		VNIZIZ	n n	2	/A. \	(1-)	/A. \	/: A ^	/: A = D 3	- W	al. I	/: DO\	/: DD D 3	μ.	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Un	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	W.206	abs.L	(i,PC)	(i,PC,Rn)	#n		

Opcode	Size	Operand	CCR	E	ffec	tive .	Addres	s s=st	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	b,z	XNZVC	-	_		(An)+	-(An)			abs.W			(i,PC,Rn)			
MOVEA⁴	WL	s,An		S	е	S	S	S	S	2	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	р	d	d	-	-	-	Registers → d	Move specified registers to/from memory
.		s,Rn-Rn		-	-	S	2	-	2	2	2	2	2	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	,	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
.		(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	Ь	р	d	-	-	-	O - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
	BWL	d	****	d	-	d	d	d	d	Ь	d	d	-	-	-	O - d → d	Negate destination (2's complement)
	BWL	d	****	d	-	р	d	d	d	Ь	Р	d	-	-	-	O - d - X → d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
	BWL	d	-**00	d	-	d	d	d	d	d	d	d		-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	9	-	S	S	S	S	2	2	S	2	2	s4	s OR On → On	Logical OR
.		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
	BWL	#n,d	-**00	d	-	d	d	d	d	d	р	d	-	-	S	#n OR d \rightarrow d	Logical OR #n to destination
	В	#n,CCR	=====	-	-	-	-	-	-	-	,	-		-	S	$\#_n$ OR CCR \rightarrow CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	2	S	S	2	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	,	-	-	-	-	C.	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	-	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	<u> </u>	Rotate d 1-bit left/right (.W only)
	BWL	Dx,Dy	***0*	9	-	-	-	,	-	-	-	-		-	-	C - X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	Р	d	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	9	S	S	S	S	S	S	S	S	2	S	s4	$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBQ used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4		s,An		S	9	S	S	S	2	2	2	2	2	S	S	An - s → An	Subtract address (.W sign-extended to .L)
	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP		Dn	-**00	u	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] $\leftarrow \rightarrow$ bits[15:0]	Exchange the 16-bit halves of Dn
	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
WD 4 C					Ш											(vector table entry) → PC	(#n range: 0 to 15)
TRAPV	-			-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$; (SP)+ $\rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc)							
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
HI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Assembler calculates offset
- Long only; all others are byte only
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly
 - not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Distributed under the GNU general public use license.

Nom : Prénom :	Classe :
----------------	----------

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.L #1024,-4(A1)	\$005000 54 AF 18 B9 00 00 04 00	Aucun changement
MOVE.B \$5008,-10(A0,D0.W)	\$005000 54 AF 18 B9 E7 21 C9 C0	Aucun changement
MOVE.L 2(A2),4(A2,D1.W)	\$005000 54 AF 01 80 42 1A 48 C0	Aucun changement
MOVE.B -1(A2),\$E(A0,D2.L)	\$005000 54 AF 18 B9 E7 21 48 88	Aucun changement

Exercice 2

Opération	Taille (bits)	Nombre manquant (hexadécimal)	N	Z	V	C
\$1A + \$?	8	\$E7	0	0	0	1
\$7FFF + \$?	16	\$0000	0	0	0	0
\$7FFFFFFF + \$?	32	\$8000000	1	0	0	0

Exercice 3

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.						
D1 = \$00000001	D3 = \$00000001					
D2 = \$00001111	D4 = \$00005679					

Exercice 4

```
IsBlank
cmpi.b #'',d1
beq \blank
cmpi.b #9,d1
beq \blank
\not_blank
\not_blank
moveq.l #1,d0
rts
\blank
moveq.l #0,d0
rts
```

```
BlankCount
                    movem.l d1/d2/a0,-(a7)
                    clr.l
                            d2
\loop
                    move.b
                            (a0)+,d1
                            \quit
                    beq
                    jsr
                            IsBlank
                    tst.l
                            \loop
                    bne
                    addq.l #1,d2
                            \loop
                    bra
\quit
                    move.l d2,d0
                    movem.l (a7)+,d1/d2/a0
                    rts
```

```
BlankToUnderscore
                    movem.l d0/d1/a0,-(a7)
\loop
                    move.b (a0)+,d1
                    beq
                            \quit
                            IsBlank
                    jsг
                    tst.l
                            \loop
                    bne
                            #'_',-1(a0)
                    move.b
                            \loop
                    bra
\quit
                    movem.l (a7)+,d0/d1/a0
                    rts
```