Partiel S3 Architecture des ordinateurs

Durée: 1 h 30

Exercice 1 (9 points)

Dans cet exercice, vous devrez réaliser trois sous-programmes qui copient des octets situés à un emplacement mémoire vers un autre emplacement mémoire. Aucun registre ne devra être modifié en sortie de vos sous-programmes. Chacun de ces trois sous-programmes possède les entrées suivantes :

Entrées : A1.L pointe sur l'emplacement source des octets à copier.

A2.L pointe sur l'emplacement destination.

D0.L contient le nombre d'octets à copier (entier non signée).

La conception de chaque sous-programme est indépendante.

- 1. Réalisez le sous-programme **CopyInc** qui copie les données en commençant par le premier octet et qui incrémente les adresses (cf. exemple ci-dessous). On suppose que lors d'un appel à **CopyInc** :
 - · le registre D0 n'est jamais nul;
 - · les registres A1 et A2 ne sont jamais égaux.
- 2. Réalisez le sous-programme **CopyDec** qui copie les données en commençant par le dernier octet et qui décrémente les adresses (*cf.* exemple ci-dessous). On suppose que lors d'un appel à **CopyDec** :
 - le registre **D0** n'est jamais nul :
 - · les registres A1 et A2 ne sont jamais égaux.
- 3. Réalisez le sous-programme Copy qui appelle CopyInc si l'adresse de l'emplacement destination est inférieure stricte à l'adresse de l'emplacement source, ou qui appelle CopyDec si l'adresse de l'emplacement destination est supérieure stricte à l'adresse de l'emplacement source. On suppose que lors d'un appel à Copy :
 - le registre **D0** peut être nul : dans ce cas, aucun octet ne doit être copié ;
 - · les registres A1 et A2 peuvent être égaux : dans ce cas, aucun octet ne doit être copié.

| Exemple pour $A1 = \$1000$, $A2 = \$2000$ et $D0 = 3$. | | | | | | | | | |
|--|---------------------------------|--|--|--|--|--|--|--|--|
| CopyInc: (\$1000) → (\$2000) | CopyDec : (\$1002) → (\$2002) | | | | | | | | |
| (\$1001) → (\$2001) | $(\$1001) \rightarrow (\$2001)$ | | | | | | | | |
| (\$1002) → (\$2002) | (\$1000) → (\$2000) | | | | | | | | |

Partiel S3

Exercice 2 (4 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le PC) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales: D0 = \$0004FFFF A0 = \$00005000 PC = \$00006000

D1 = \$0001000A A1 = \$00005008 D2 = \$FFFFFFD A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercice 3 (3 points)

Trouvez le nombre manquant pour chaque addition ci-dessous afin d'obtenir la bonne combinaison de flags (vous utiliserez la représentation hexadécimale). Si plusieurs solutions sont possibles, vous retiendrez uniquement la plus petite. Remplir le tableau présent sur le document réponse.

```
1. Addition sur 8 bits : $7F + $? avec N = 1, Z = 0, V = 1, C = 0
```

- 2. Addition sur 16 bits: \$98BD + \$? avec N = 0, Z = 1, V = 0, C = 1
- 3. Addition sur 32 bits : \$98BD + \$? avec N = 1, Z = 0, V = 0, C = 0

Exercice 4 (4 points)

Soit les quatre programmes ci-dessous :

```
Prog1 tst.b d5
beq quit1
moveq.l #2,d1
quit1
```

```
Prog2 tst.w d5
bpl quit2
moveq.l #2,d2
quit2
```

```
Prog3 move.w #100,d7
loop3 addq.l #1,d3
dbra d7,loop3 ; DBRA = DBF (DBcc avec cc = F)
```

```
Prog4 move.l #1000,d0
loop4 addq.l #1,d4
addi.l #10,d0
cmpi.l #2000,d0
bne loop4
```

- · Chaque programme est indépendant.
- Les valeurs initiales des registres sont identiques pour chaque programme.
- · Valeurs initiales des registres :
 - D1 = \$00000001
 - D2 = \$00000001
 - D3 = \$000000000
 - $\mathbf{D4} = \$000000000$
 - D5 = \$0067A200

Répondre sur le document réponse.

- 1. Quelle sera la valeur du registre D1 après l'exécution du programme Prog1 ?
- 2. Quelle sera la valeur du registre D2 après l'exécution du programme Prog2 ?
- 3. Quelle sera la valeur du registre D3 après l'exécution du programme Prog3 ?
- 4. Quelle sera la valeur du registre D4 après l'exécution du programme Prog4 ?

Partiel S3

Partiel S3 4/7

| | - | K Quic | *************************************** | | | | | | | | | | | m/EAS | | BK.htm Copyrigh | t © 2004-2007 By: Chuck Kelly |
|------------------|---------------|------------------------------|---|------------------|----------|-----------|----------|----------|------------|--------------|--------------|----------|--------------|-----------|------|--|---|
| Opcode | ļ | Operand | CCR | | | | | | | | | | | splacemer | | Operation | Description |
| | BWL | s.d | XNZVC | | Ån | (An) | (An)+ | -(An) | (i.An) | (i.An.Kn) | abs.W | abs.L | (i.PC) | (i.PC,Rn) | #'n | | |
| ABCO | B | Dy,Dx -(Ay),-(Ax) | *U*U* | 8 | - | 1 | - | - e | - | - | | - | - | - | - | $0y_0 + 0x_{10} + X \rightarrow 0x_0$ | Add BCO source and extend bit to |
| ADO 4 | BWL | | **** | e | 5 | 2 | 5 | 8 | 8 | ŝ | s | s | 2 | s | 5 | $\frac{-(Ay)_{11} + -(Ax)_{21} + X \rightarrow -(Ax)_{10}}{s + Dn \rightarrow Dn}$ | destination, BCD result Add binary (ADDI or ADDQ is used when |
| | | On.d | | В | ď | d | ď | ď | ď | d | 4 | d | - | - | - | Dn + d → d | source is #n. Prevent ADDO with #n.L) |
| ADDA* | | s,An | ***** | S | 6 | \$ | 2 | S | S | Š | 2 | S | 2 | z | 2 | s + An → An | Add address (.W sign-extended to .L) |
| ADDI 1 | | #n.d | **** | d | - | ď | d | d | d | d | d | d | - | | | #n + d → d | Add immediate to destination |
| ADDO ° | | #n,d | ***** | d | d | ď | d | d | d | d | ď | d | | - | 5 | #n + d → d | Add quick immediate (#n range: I to 8) |
| RUUA | DMF | Oy,Ox -(Ay),-(Ax) | | E - | - | - | - | - 6 | - | - | - | - | - | - | - | $\begin{array}{c} Dy + Dx + X \rightarrow Dx \\ -(Ay) + -(Ax) + X \rightarrow -(Ax) \end{array}$ | Add source and eXtend bit to destination |
| AND 4 | BWL | | -**00 | 6 | - | 2 | 2 | S | s | s | S | 2 | 5 | s | 24 | s AND On → On | Logical AND source to destination |
| | | Dn,d | | E | - | d | d | ď | d | ď | d | d | - | - | - | On AND d → d | (AND) is used when source is #n) |
| ANDI 4 | | #n,d | ~**00 | d | - | ď | d | d | d | d | В | d | - | + | 2 | #n AND d → d | Logical AND immediate to destination |
| ANDI 4 | B | #n,CCR | tites at expo | <u> </u> - | <u>-</u> | <u> </u> | - | <u> </u> | <u> -</u> | | - | - | <u> </u> | - | 2 | #n AND CCR → CCR | Logical AND immediate to GCR |
| ANDI 4 | W | #n,SR | **** | ٠ | - | - | - | - | ٠ | - | - | - | <u> </u> | <u> </u> | 5 | #n AND SR → SR | Logical AND immediate to SR (Privileged) |
| ASL ASR | DMT | Ox,Dy #n,Dy | | 9 | ^ | - | - | - | - _ | | - | - | - |]] | • | X 🚅 0 | Arithmetic shift Dy by Dx bits left/right |
| NUIL | W | q u.u.uş | | | | d | d | ď | ď | d | ď | d |] | - | 5 | □ □ □ □ □ □ □ □ □ □ | Arithmetic shift Dy #n bits L/R (#n: 1 to 8 Arithmetic shift ds 1 bit left/right (.W only) |
| Bec | | address ² | | - | - | - | - | - | - | | - | - u | - | - | H- | if cc true then | Branch conditionally (cc table on back) |
| | | | | | | | İ | | | | | | | | | address → PC | (8 or 16-bit ± offset to address) |
| BCHG | BL | Dn,d | | Б | - | ď | ď | d | р | d | d | Ь | - | - | - | NOT(bit number of d) \rightarrow Z | Set Z with state of specified bit in d then |
| nai n | <u></u> | #n,d | ~ * * or | ď | - | q | q | d | d | d | d | đ | - | - | Ś | NOT(bit n of d) \rightarrow bit n of d | invert the bit in d |
| BCLR | | On,d #n,d | **** | e ^l l | - | d | 4 | ď | ٩. | d | q | ٠. | - | - | - | NOT(bit number of d) \rightarrow Z | Set I with state of specified bit in d then |
| BRA | | #n,a address ² | | a. | - | _ф_ | <u>a</u> | đ | ď | d | d | ď | - | | 2 | D → bit number of d | clear the bit in d |
| BSET | $\overline{}$ | ooress On,d | * | e ¹ | - | ď | ď | d | <u>,</u> | - d | - d | ď | - | | - | address → PC NOT(bit n of d) → Z | Branch always (8 or 16-bit ± offset to add |
| JUL, | ا " | #n,d | | ď | - | ď | d | ď | ď | q | ď | d | | _ | ŝ | Nut(ottnora)→£ | Set Zwith state of specified bit in d then set the bit in d |
| BSR | BW3 | address? | | - | • | - | | - | - | | - | ÷ | - | - | - | | Branch to subroutine (8 or 16-bit ± offset) |
| BIST | ΒL | On,d | * | 8 | - | d | d | d | d | В | d | d | d | ď | - | NOT(bit On of d) \rightarrow Z | Set Z with state of specified bit in d |
| | | #n.d | | ď | - | ď | d | đ | q | d | d | d | ď | d | 5 | NOT(bit #n of d) \rightarrow Z | Leave the bit in d unchanged |
| CHK | | s.On | -********* | 8 | - | 5 | 2 | 2 | 2 | 2 | S | S | \$ | S | - | if On<0 or On>s then TRAP | Compare On with D and upper bound (s) |
| | | <u>d</u> | -0100 | ď | - | q | В | ď | d | d | ď | d | - | - | - | 0 → q | Clear destination to zero |
| CMP ⁴ | | s,On s,An | **** | E | 2, | 2 | S | S | S | 5 | S | S | 3 | 2 | z* | set CCR with Dn - s | Compare On to source |
| | | #n,d | -*** | S | 6 | ď | q 2 | S d | s d | g 8 | l S | s d | 2 - | 2 | | set CCR with An – s set CCR with d - #n | Compare An to source |
| CMPM* | | (Ay)+.(Ax)+ | +++ | - | - | <u> </u> | e | | | - | | <u>u</u> | - | - | 2 | | Compare destination to #n Compare (Ax) to (Ay); Increment Ax and Ay |
|)Bcc | | On,addres ² | | - | - | - | - | | - | - | - | - | - | - | - | if cc false then { Dn-1 → Dn | Test condition, decrement and branch |
| | | | | | | | | | | | | | | | | if On ↔ -1 then addr → PC } | (IG-bit ± offset to address) |
| ZVIC | | n <u>0,</u> z | ***0 | 9 | - | Š | 2 | S | _2_ | 2 | 2 | 2 | s | S | 2 | ±32bit On / ±16bit s → ±On | On= [16-bit remainder, 16-bit quotient] |
| OR* | | s,On | -***0 | E | - | S | s | S | 2 | s | 2 | 5 | s | 2 | s | 32bit Dn / I6bit s → Dn | On= (16-bit remainder, 16-bit quotient) |
| | | Dn,d #n,d | -**00 -**00 | e d | - | d | ď | ď | 4 | d | d | ď | - | | s | On XDR d → d | Logical exclusive OR Dn to destination |
| | | #n.a #n.CCR | **** | 0 | - | d | ď | d - | d | d | ď | <u>d</u> | - | - | 2 | #n XOR d → d | Logical exclusive OR #n to destination |
| DRI' | | #n.SR | nezna | - | ÷ | - | | - | - | - | - | - | | - | 5 | #n XOR CCR → CCR #n XOR SR → SR | Logical exclusive OR #n to CCR Logical exclusive OR #n to SR (Privileged) |
| XG | | Rx,Ry | | g | 6 | _ | - | | | | | <u> </u> | - | | - 8 | #11 XUN ON → ON register ←→ register | Logical exclusive on #n to an (Privileged) Exchange registers (32-bit only) |
| XT | WL | On | -**00 | ď | - | - | - | - | - | - | - | - | - | - | \$ I | Dr.B -> Or.W Or.W -> Dr.L | Sign extend (change .B to .W or .W to .L) |
| LLEGAL | | | | - | Ξ | - | - | - | - | | - | - | • | - | - | PG→-(SSP); SR→-(SSP) | Generate Megal Instruction exception |
| IMP | | d | | , | · | ď | - | - | ď | d | d | d | q | d | - | Ŷd → PC | Jump to effective address of destination |
| ISR | | d . | | - | - | р | - | - | ď | d | d | d | d | d | • | PC → -(SP): ↑d → PC | push PC, jump to subroutine at address d |
| EA VIEW | | s,An | | - | 6 | S | - | | 2 | 2 | S | S | s | S | - | ↑s → An | Load effective address of s to An |
| INK | [| An,#n | | - | - | - | - | - | - | - | - | - | - | - | - | An → -(SP); SP → An; | Greate local workspace on stack |
| SL | BWL | Dx.Dv | ***0* | ē | ╛ | | | _ | | | _ | | | | _ | SP + #n → SP × | (negative n to allocate space) |
| SR | | #n.Dy | - | ď | - | - | . | - | - | - | - | - | - | _ | s | Cast-C Tast-O i | Logical shift Oy, Ox bits left/right Logical shift Oy, #n bits L/R (#n; I to B) |
| | W | d | 1 | - | - | 4 | d | đ | d | d | 4 | d | - | - | | O → C | Logical shift d 1 bit left/right (.W only) |
| | | s,d | -**00 | 6 | s1 | В | е | E | E | 8 | - e | 6 | 2 | 2 | 5* | s → d | Move data from source to destination |
| 10YE | | s,CCR | rsnæ | S | - | S | S | s | S | 2 | s | 2 | S | s | | | Move source to Condition Code Register |
| IOYE | | 18,s | SESS. | 5 | - | S | S | 5 | S | 8 | s | s | S | S | | s → SR | Move source to Status Register (Privileged) |
| IOVE | | SR,d | | _ | - | ď | d | d | d | d | d | d | - | - | - | SR → d | Move Status Register to destination |
| EDYE | | ISP An | | - | ď | - | - | - 1 | - | - | - | | - | - | , | | Move User Stack Pointer to An (Privileged) |
| | 3WL | An,USP | XNZVC | - n- | S | - (An) | (lali | - 1 | 63.3 | fi å e n - s | - L. m | | C 005 | - Anne | - | An → USP | Move An to User Stack Pointer (Privileged) |
| | JIL | s,d | | 뱨 | AII] | (HH) | (An)+ | -(An) | (i,An) | (i.An,Rn) | ebs.W | 205.L | (14.1) | (i.PC.Rn) | Ħn | | |

Partiel S3 – Annexes 5/7

| Decode | Size | Operand | CCR | П | Effe | ctive | Addres | SS S=S | OULES. | d=destina | etion e | seithe | r. i=dis | solacemen | 1 | Operation | Description |
|--------------------|------|-------------|---------|----------|-----------|-------|----------|--------|----------|-----------|---------|--------|----------|-----------|------------|---|---|
| | BWL | s,d | XNZVC | | An | | | | | (iAn.Rn) | | | | (i,PC,Rn) | | <u> </u> | DB2LI PHILIT |
| MOYEA* | | s,An | ~~~~ | 5 | 5 | 5 | s | 5 | 2 | S | s | S | S | S | 2 | s → An | Move source to An (MOVE s.An use MOVEA) |
| MOVEM ⁴ | WL | Rn-Rn.d | | - | T- | 1 | | d | ą | d | d | d | - | | Ť | Registers -> d | Move specified registers to/from memory |
| | | s.Rn-Rn | | - | - | 5 | 5 | | 8 | s | s | s | s | s | - | s → Registers | (.W source is sign-extended to .L for Rn) |
| MOVEP | WL | On.(i,An) | | s | 1- | - | T - | - | d | - | - | - | - | - | - | On → (i,An),(i+2,An)(i+4,A. | Move On to/from alternate memory bytes |
| | | (i,An),Da | | d | - | - | - | - | s | - | - | - | | - | - | (i,An) → Dn(i+2,An)(i+4,A. | |
| WOAEO, | | #n.Dn | -**00 | d | - | - | - | - | - | - | • | - | - | - | 5 | #n → On | Move sign extended 8-bit #n to On |
| MULS | ₩ | s,Dn | -**00 | £ | - | 2 | 5 | S | s | S | S | s | z | 5 | 2 | ±l6bit s * ±l6bit On → ±On | Multiply signed 16-bit; result: signed 32-bit |
| MULU | V | s,Dn | -**00 | 8 | - | 2 | S | S | 5 | S | s | s | s | s | ż | l6bit s * l6bit Dn → On | Multiply unsig'd 16-bit; result; unsig'd 32-bit |
| NBCD | _ | d | *U*U* | d | <u> -</u> | ď | d | ď | d | d | d | đ | - | - | - | 0 - do - X → d | Negate BCD with eXtend, BCD result |
| NEG | | d | **** | đ | Ŀ | ď | d | đ | d | d | ď | d | - | - | - | (1·4) 4 | Negate destination (2's complement) |
| NEGX | BWL | d | **** | d | - | d | ď | d | d | d | d | d | - | - | - | Ω-q-X > q | Negate destination with eXtend |
| HOP | | | ~~~~ | - | | | - | - | - | - | - | • | • | - | Ŀ | None | No operation occurs |
| NOT | | d | ~**00 | d | - | q | d | d | d | d | d | d | - | | <u> -</u> | NOT(d) → d | Logical NOT destination (I's complement) |
| OR 4 | | s,On | ~**00 | 8 | - | S | 5 | S | 8 | 5 | 5 | S | S | S | s* | s DR Dn → Dn | Logical CR |
| ORIA | | Dr.,d | | £ | - | ď | d | d | ď | d | Д | d | - | - | Ŀ | On OR d → d | (ORI is used when source is #n) |
| ORI 4 | | #n,d | -**00 | d | - | d | d | d | d | q | 4 | d | - | - | | #n OR d → d | Logical OR #n to destination |
| DRI 4 | | #n,CCR | ne an a | <u> </u> | <u> </u> | • | <u> </u> | - | - | - | - | - | - | - | - | #n OR CCR → CCR | Logical OR #n to CCR |
| OKI 4 | | #n,SR | nmozo | <u> </u> | <u>-</u> | | | • | - | | • | | - | * | \$ | #n OR SR → SR | Logical OR #n to SR (Privileged) |
| PEA | _[| \$ | | - | - | 5 | - | - | S | 2 | 2 | 2 | 2 | S | - | T _S → -(SP) | Push effective address of s onto stack |
| RESET | Piva | 0.0 | _**0* | - | | | - | - | - | - | | - | - | - | - | Assert RESET Line | Issue a hardware RESET (Privileged) |
| RDL RDR | | Ox.Dy | _***** | 6 | - | - | - | - | - | - | - | - | - | - | - | | Rotate Dy, Ox bits left/right (without X) |
| KUK | | #n,Dy d | | q | - | ď | d | - | - d | - | - | - | • | - | S | | Rotate Dy, #n bits left/right (#n: 1 to 8) |
| ROXL | | Dx,Dy | ***0* | - e | - | 0 | | ď | <u>d</u> | d | d | d | - | - | - | | Rotate d I-bit left/right (W only) |
| ROXR | | #n.Dv | " | 4 | | | | - | | - | | • | - | - | • | c.4C** | Rotate Dy, Dx bits L/R, X used then updated |
| NOME. | | q q | | ן " | | d | ď | d | d | d | 4 | d | _ | . | 2 | X T | Rotate Dy, #n bits left/right (#n; 1 to 8) |
| RTE | | | es muse | | _ | • | - | - | - | | - | | - | - | - | $(SP) \leftarrow \Rightarrow SR: (SP) \leftarrow \Rightarrow PC$ | Rotate destination I-bit left/right (W only) Return from exception (Privileged) |
| RTR | | | nmaas | - | _ | | | _ | | | | | - | - | - | $(SP) \leftarrow \rightarrow GCR, (SP) \leftarrow \rightarrow PC$ | Return from subroutine and restore CCR |
| RIS | | | | | \vdash | - | - | _ | | | _ | | | | - | (SP)+ → PC | Return from subrouting |
| | В | Dv.Ox | *U*U* | e | - | | | - | _ | | _ | - | _ | | | $0x_0 - 0y_0 - X \rightarrow 0x_0$ | Subtract BCD source and extend bit from |
| | _ i | -(Ay)(Ax) | | - | - | - | - | e | - | - | - | | _ | _ | _ | $-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$ | |
| Scc | 8 | d | | đ | - | 4 | ď | ď | d | d | 7 | ď | | - | - | If cc is true then I's \rightarrow d | If cc true then d.8 = 11111111 |
| | | | | | | | _ | | - | - | Ĭ | | | | | b ← z'il sələ | else d.B = 0000000 |
| STOP | | <i>#</i> n | | 7 | - | - | - | - | - | | - | - | | | 2 | #n → SR: STOP | Move #n to SR, stop processor (Privileged) |
| SUB 4 | BWL | nO,z | **** | £ | 5 | S | 5 | S | 5 | 5 | s | S | s | 2 | | Dn - s → On | Subtract binary (SUB) or SUBQ used when |
| l | | Dn.d | | e | ďŧ | ď | d | В | ď | ď | ď | d | - | - | - | d-Dn→d | source is #n. Prevent SUBO with #n.L) |
| SUBA * | WL | nA,z | | S | е | s | S | S | S | S | S | s | s | S | 2 | An - s → An | Subtract address (.W sign-extended to .L) |
| ZOBI 4 | BWL | #n,d | **** | ď | - | d | d | d | П | d | d | d | - | - | | d - #n → d | Subtract immediate from destination |
| | | #n,d | ***** | ď | d | П | ď | d | d | ď | ď | d | | - | | d - #n → d | Subtract quick immediate (#n range: 1 to 8) |
| SUBX | BWL | Dy.Dx | **** | e | - | - | - | - | - | - | - 1 | - | | - | | $Dx - Dy - X \rightarrow Dx$ | Subtract source and extend bit from |
| | | -(Ay),-(Ax) | | ٠ | - | - | - | 8 | - | - | - | - | - | - | - | $-(Ax)(Ay) - X \rightarrow -(Ax)$ | destination |
| SWAP | ₩ | Dn | -**00 | d | - | - | - 1 | - | - | - | - | - | - | - | - | bits[31:16]←→bits[15:0] | Exchange the 16-bit halves of On |
| E | | ď | -**00 | d | - | d | ď | р | d | d | В | d | - | - | - | test d→CCR; I →bit7 al d | N and Z set to reflect d, bit 7 of d set to I |
| TRAP | | #n | | - | - | - | - | - | - | • | - | - | • | - | 5 | | Push PC and SR, PC set by vector table #n |
| | | | <u></u> | | | | | | | | | | | | | (vector table entry) → PC | (#n range: 0 to 15) |
| TRAPV | | | | ĿĪ | | - | - | - | - | - | | - | _ | - | - | | If overflow, execute an Overflow TRAP |
| | BWL | | -**00 | d | -1 | ď | d | ď | d | ď | d | d | - | - | | test d → CCR | N and Z set to reflect destination |
| UHEK | | Ån | | - | ď | - | | | - | | - | - | | - | \cdot | $An \rightarrow SP$; $(SP)+ \rightarrow An$ | Remove local workspace from stack |
| | BWL | s,d | XNZVC | On | An | (An) | (An)+ | -(An) | (i,An) | (iAn.Rn) | abs.W | abs I | (i / C) | (i,PC,Rn) | #n | | - |

| Co | Condition Tests (+ OR, ±NOT, ⊕ XOR; "Unsigned, "Alternate cc.) | | | | | | | | | | | |
|----------|--|----------|----|------------------|----------------------|--|--|--|--|--|--|--|
| 23 | Condition | Test | CC | Test | | | | | | | | |
| Ĭ | true | I | YC | overflow clear | ĮΫ | | | | | | | |
| F | false | 0 | YS | overflow set | ¥ | | | | | | | |
| } ² | higher than | I(C + Z) | PL | plus | IN | | | | | | | |
| LS* | lower or same | C + Z | М | minus | N | | | | | | | |
| HS", CC* | higher or same | IC. | GE | greater or equal | !(N ⊕ Y) | | | | | | | |
| LO*, CS* | lower than | C | LT | less than | (N ⊕ Y) | | | | | | | |
| NE | not equal | 12 | GT | greater than | $[(H \oplus V) + Z]$ | | | | | | | |
| EÜ | equal | 2 | LE | less or equal | (N ⊕ Y) + Z | | | | | | | |

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- e Either source or destination
 #n Immediate data, 1 Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only: all others are byte only
- Assembler calculates offset
- PC Program Counter (24-bit)
 SR Status Register (16-bit)

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

USP User Stack Pointer (32-bit)

- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Zzero, V overflow, C carry, X extend
 - * set according to operation's result, = set directly
 - not affected. Dicleared, 1 set, U undefined

2004-2006

Branch sizes: .B or .S -128 to +127 bytes . .W or .L -32768 to +32767 bytes

Seembler automatically uses A. J. Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.