# Key to Midterm Exam S4 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

#### Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

#### Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> the smallest one.

# Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$80,d7
next1
            moveq.l #1,d1
            cmpi.w #$8000,d7
                    next2
            moveq.l #2,d1
next2
            clr.l
                    d2
            move.l #$33333333,d0
loop2
            addq.l #1,d2
            sub.b
                    #$10,d0
            bhi
                    loop2
next3
            clr.l
                    d3
                    #$0A,d0
            move.b
loop3
            addq.l
                    #1,d3
            dbra
                    d0,loop3
                                  ; DBRA = DBF
                    d4
next4
            clr.l
                    #$1D,d0
            move.w
loop4
                    #1,d4
            addq.l
            dbra
                    d0,loop4
                                  ; DBRA = DBF
```

### Exercise 4 (9 points)

All questions in this exercise are independent. <u>Except for the output registers</u>, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). A blank character is either a space character or a tab character.

1. Write the **IsBlank** subroutine that determines if a character is blank (i.e. if it is a space or a tab character).

<u>Input</u>: **D1.B** holds the ASCII code of the character to test.

Output: If the character is blank, **D0.L** returns 0.

If the character is not blank, **D0.L** returns 1.

**Tip:** The ASCII code of the tab character is 9.

2. Write the **BlankCount** subroutine that returns the number of blank characters in a string. To know if a character is blank, use the **IsBlank** subroutine.

<u>Input</u>: **A0.L** points to a string of character.

Output: **D0.L** returns the number of blank characters in the string.

#### Tips:

- Use **D2** as a blank-character counter (because **D0** is used by **IsBlank**).
- Then, copy **D2** into **D0** before returning from the subroutine.
- 3. Write the **BlankToUnderscore** subroutine that converts the blank characters in a string into underscore characters. To know if a character is blank, use the **IsBlank** subroutine.

<u>Input</u>: **A0.L** points to a string of characters.

Output: The blank characters of the string are replaced by the « » character.

EAS	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																	
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 2E	ource.	d=destina	ation, e	eithe=	r, i=dis	placemen	t	Operation	Description	
ороссо	BWL	s,d	XNZVC				(An)+	-(An)	(i,An)	(iAn.Rn)				(i,PC,Rn)			2000. p. 0	
ABCD	В	Dy,Dx	*U*U*		rsii	(/511)	(Ally	(riii)	-	(Grin, Kiry	-	-	-	-	27.11	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to	
ADLU	В		0.0	В	-	-	-	_		-		-	-	-	-			
. DD A		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result	
ADD 4	BWL	s,Dn	****	9	S	S	S	S	S	2	S	S	S	2	s*	s + Dn → Dn	Add binary (ADDI or ADDQ is used when	
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)	
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)	
ADDI 4	BWL	#n,d	****	d	<u>-</u>	d	d	d	В	d	d	d	-	-	S	#n + d → d	Add immediate to destination	
ADDQ 4		#n,d	****	-	1	d	d	d	ď	d	d	d		-		#n + d → d		
			****	d	d	_		_	_	_	_	_	-		S		Add quick immediate (#n range: 1 to 8)	
ADDX	RMT	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination	
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	•	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$		
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	2	S	S	S	2	s4	s AND On → On Logical AND source to destination		
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND $d \rightarrow d$ (ANDI is used when source is #n)		
ANDI <sup>4</sup>	BWL	#n,d	-**00	d	-	ф	d	d	ф	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination	
ANDI <sup>4</sup>	В	#n,CCR		-	+	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR	
	_			-	ļ-	-		-							_			
ANDI <sup>4</sup>	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)	
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗆 📥 0	Arithmetic shift Dy by Dx bits left/right	
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)	
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	r x x	Arithmetic shift ds I bit left/right (.W only)	
Всс	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	T -	<u> </u>	-	<u> </u>	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)	
555	1011	auui saa														address → PC	(8 or 16-bit ± offset to address)	
nnue	п .	D I	*	1	$\vdash$	,												
BCHG	B L	Dn,d	*	6	-	ď	ď	ď	d d	ď	ď	ď	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then	
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) $\rightarrow$ bit n of d	invert the bit in d	
BCLR	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	1	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then	
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d	
BRA	BM <sub>3</sub>	address <sup>2</sup>		١.	+-	-	-	-	-	-	-	-	-	-	_	address → PC	Branch always (8 or 16-bit ± offset to addr	
BSET	B L	Dn.d	*	e	+	d	d	d	d	d	d	d	-	-	_	NOT( bit n of d ) → Z	Set Z with state of specified bit in d then	
D9E1	D L				-				_	_		_			-			
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d	
BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)	
BTST	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	d	Ь	,	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d	
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged	
CHK	W	s,Dn	-*UUU		+-	S	S	S	S	S	S	S	S	2		if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)	
CLR	BWL	d	-0100	-	$\vdash$	q	d	ď	ď	d	q	d	-	-	-	D → d	Clear destination to zero	
				u	- A	_	_	_			_							
CMP 4	BWL	s,Dn	_***	9	S4	S	2	S	S	S	S	2	S	S	S	set CCR with Dn – s	Compare On to source	
CMPA ⁴	WL	s,An	-***	S	9	S	2	2	2	2	2	S	S	2	S	set CCR with An - s	Compare An to source	
CMPI <sup>4</sup>	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n	
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay	
DBcc	W	Dn.addres <sup>2</sup>		-			-	_	-	_	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch	
DDCC	W	DII,auures		-	-	-	-	-	-	-	-	-	-	-	-	if Dn <> -1 then addr →PC }	(16-bit ± offset to address)	
DUID				$\vdash$	₩		1										(	
SVID	W	s,Dn	-***0	-	-	S	S	S	S	2	S	S	S	2	S	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )	
DIVU	W	s,Dn	-***0	9	-	S	S	2	S	2	S	2	S	2	S	32bit Dn / 16bit s → Dn	Dn= ( 16-bit remainder, 16-bit quotient )	
EOR 4	BWL	Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s <sup>4</sup>	Dn XOR d → d	Logical exclusive DR On to destination	
		#n,d	-**00	d	١.	d	d	d	d	d	d	d	_	-		#n XDR d → d	Logical exclusive DR #n to destination	
EORI 4	В	#n,CCR	=====	u	Ť	- "	u	u	<u> </u>	-	u u	-	-			#n XDR CCR → CCR	Logical exclusive DR #n to CCR	
	_			1-	1-	-	-	-	-	<u> </u>	-	_		-				
EORI 4	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)	
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	_	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)	
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)	
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception	
JMP	<u> </u>	d		+	+	d	-	<b>.</b>	d	d	d	d	d	д	-	↑d → PC	Jump to effective address of destination	
	_	_		-	-	-												
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d	
LEA	L	s,An		-	9	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An	
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack	
																SP + #n → SP	(negative n to allocate space)	
LSL	DWI	Dx,Dy	***0*	-	+	$\vdash$	1		$\vdash$	<del>                                     </del>							Logical shift Dy, Dx bits left/right	
	DWL			-	1	-	-	-	_	-	-	-	-	-	-	x <del>→</del> □		
LSR		#n,Dy		d	-	-	ļ -	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)	
	W	d	L	-	-	d	d	d	d	d	d	d	-	-	-	0->	Logical shift d I bit left/right (.W only)	
	DIMI	b,z	-**00	9	S <sup>4</sup>	е	9	9	е	В	6	В	S	S	s4	s → d	Move data from source to destination	
MOVE 4	RMI		=====	S	Ť-	S	S	S	2	S	S	S	S	S	S	s → CCR	Move source to Condition Code Register	
	_	s CCB				1 0	a	_	_						-			
MOVE	W	s,CCR		-	+	_	_	-										
MOVE MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)	
MOVE MOVE MOVE	W	s,SR SR,d		-	-	g g	g d	g d	g d	d s	g S	q s	-	-	-	SR → d	Move Status Register to destination	
MOVE 4 MOVE MOVE MOVE MOVE	W	s,SR	=====	S	- d	_									-			
MOVE MOVE MOVE	W	s,SR SR,d	=====	s d	- d	_	d		d	d	d	d	-	-	-	SR → d	Move Status Register to destination	

Opcode	Size	Operand	CCR	E	ffec	tive .	Addres	<b>s</b> s=st	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	b,z	XNZVC	-	_		(An)+	-(An)			abs.W			(i,PC,Rn)			
MOVEA⁴	WL	s,An		S	е	S	S	S	S	2	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM <sup>4</sup>	WL	Rn-Rn,d		-	-	d	-	d	d	р	d	d	-	-	-	Registers → d	Move specified registers to/from memory
.		s,Rn-Rn		-	-	S	2	-	2	2	2	2	2	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	,	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
.		(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	Ь	р	d	-	-	-	O - d <sub>10</sub> - X → d	Negate BCD with eXtend, BCD result
	BWL	d	****	d	-	d	d	d	d	Ь	d	d	-	-	-	O - d → d	Negate destination (2's complement)
	BWL	d	****	d	-	р	d	d	d	Ь	Р	d	-	-	-	O - d - X → d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
	BWL	d	-**00	d	-	d	d	d	d	d	d	d		-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR <sup>4</sup>	BWL	s,Dn	-**00	9	-	S	S	S	S	2	2	S	2	2	s4	s OR On → On	Logical OR
.		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	On OR d $\rightarrow$ d	(ORI is used when source is #n)
	BWL	#n,d	-**00	d	-	d	d	d	d	d	р	d	-	-	S	#n OR d $\rightarrow$ d	Logical OR #n to destination
	В	#n,CCR	=====	-	-	-	-	-	-	-	,	-		-	S	$\#_n$ OR CCR $\rightarrow$ CCR	Logical OR #n to CCR
ORI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	2	S	S	2	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	,	-	-	-	-	C.	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	-	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	<u> </u>	Rotate d 1-bit left/right (.W only)
	BWL	Dx,Dy	***0*	9	-	-	-	,	-	-	-	-		-	-	C - X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	29 <del>←</del> +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	Р	d	d	d	d	d	-	-	-	If cc is true then I's $\rightarrow$ d	If cc true then d.B = 11111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	9	S	S	S	S	S	S	S	2	2	S	s4	$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBQ used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4		s,An		S	9	S	S	S	2	2	2	2	2	S	S	An - s → An	Subtract address (.W sign-extended to .L)
	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP		Dn	-**00	u	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] $\leftarrow \rightarrow$ bits[15:0]	Exchange the 16-bit halves of Dn
	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	PC→-(SSP);SR→-(SSP);	Push PC and SR, PC set by vector table #n
WD 4 C					Ш											(vector table entry) → PC	(#n range: 0 to 15)
TRAPV	-			-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d $\rightarrow$ CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$ ; (SP)+ $\rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )							
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS.	overflow set	٧			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- not affected, O cleared, 1 set, U undefined Assembler calculates offset
- - Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

\* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name: Group: Group:

# ANSWER SHEET TO BE HANDED IN

# Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.L #1234,2(A2)	\$005010 13 79 <b>00 00 04 D2</b> 2D 49	No change
MOVE.W \$5012,7(A1,D0.W)	\$005000 <b>01 80</b> 18 B9 E7 21 48 C0	No change
MOVE.B -(A1),10(A0)	\$005008 C9 10 <b>C0</b> C8 D4 36 1F 88	A1 = \$00005007
MOVE.B 1(A1),-128(A2,D1.L)	\$005008 C9 10 11 C8 D4 36 1F <b>10</b>	No change

#### Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	C
\$7F + \$?	8	\$80	1	0	0	0
\$7F + \$?	16	\$8000	1	0	0	0
\$7F + \$?	32	\$8000000	1	0	0	0

# Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.							
<b>D1</b> = \$00000001	<b>D3</b> = \$0000330B						
<b>D2</b> = \$00000004	<b>D4</b> = \$0000001E						

#### Exercise 4

```
IsBlank
cmpi.b #'',d1
beq \blank
cmpi.b #9,d1
beq \blank
\not_blank
\not_blank
moveq.l #1,d0
rts
\blank
moveq.l #0,d0
rts
```

```
BlankCount
                    movem.l d1/d2/a0,-(a7)
                    clr.l
                            d2
\loop
                    move.b
                            (a0)+,d1
                            \quit
                    beq
                    jsr
                            IsBlank
                    tst.l
                            \loop
                    bne
                    addq.l #1,d2
                            \loop
                    bra
\quit
                    move.l d2,d0
                    movem.l (a7)+,d1/d2/a0
                    rts
```

```
BlankToUnderscore
                    movem.l d0/d1/a0,-(a7)
\loop
                    move.b (a0)+,d1
                    beq
                            \quit
                            IsBlank
                    jsг
                    tst.l
                            \loop
                    bne
                            #'_',-1(a0)
                    move.b
                            \loop
                    bra
\quit
                    movem.l (a7)+,d0/d1/a0
                    rts
```