Key to Midterm Exam S3 Computer Architecture

Duration: 1 hr. 30 min.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$0004FFFF A0 = \$00005000 PC = \$00006000

D1 = \$FFFF0005 A1 = \$00005008 D2 = \$FFFFFFF A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (3 points)

Write a few instructions that modify **D1** so that it takes the values given on the <u>answer sheet</u>. For each case, the initial value of **D1** is \$76543210. <u>Use ROR, ROL or SWAP only</u>. Answer on the <u>answer sheet</u>.

Exercise 4 (2 points)

Answer the questions on the <u>answer sheet</u>.

Exercise 5 (6 points)

Let us consider the following program:

```
move.l #$23456789,d7 ; $23456789 -> D7.L
Main
                                ; $00000001 -> D1.L
next1
           moveq.l #1,d1
                                ; Set N and Z according to D7.B.
           tst.b d7
           bmi
                   next2
                                ; Branch if N = 1 (D7.B < 0).
                               ; Otherwise, $00000002 -> D1.L
           moveq.l #2,d1
                                ; $00000001 -> D2.L
           moveq.l #1,d2
next2
                                ; Set N and Z according to D7.W.
           tst.w d7
           bpl
                  next3
                                ; Branch if N = 0 (D7.W \ge 0).
           moveq.l #2,d2
                                 ; Otherwise, $00000002 -> D2.L
                                 ; $00000000 -> D3.L
next3
           clr.l
           move.w #$4321,d0
                                ; $4321 -> D0.W (D0.B = $21)
                                ; D3.L + 1 -> D3.L
loop3
           addq.l #1,d3
                                ; D0.B - 1 -> D0.B ; Only D0.B is decremented.
           subq.b #1,d0
                                ; Branch if Z = 0 (D0.B \neq 0)
           bne
                   loop3
                                ; $00000000 -> D4.L
           clr.l
next4
                   d4
                                ; $0044 -> D0.W
           move.w #$44,d0
                                ; D4.L + 1 -> D4.L
loop4
           addq.l #1,d4
                                ; DBRA = DBF ; D0.W - 1 -> D0.W
           dbra
                   d0,loop4
                                 ; Branch if D0.W ≠ -1 (D0.W ≠ $FFFF)
                                ; $00000000 -> D5.L
next5
           clr.l
                   d5
                                ; $0000000A -> DO.L
           moveq.l #10,d0
                                ; D5.L + 1 -> D5.L
loop5
           addq.l #1,d5
                                ; D0.L + 1 -> D0.L
           addq.l #1,d0
                               ; Compare DO.L to 30.
           cmpi.l
                   #30,d0
                                ; Branch if Z = 0 (D0.L \neq 30)
           bne
                   loop5
                                ; $00000001 -> D6.L
           moveq.l #1,d6
next6
                                ; Compare D7.B to $70.
                   #$70,d7
           cmp.b
                                ; Branch if D7.B < $70 (signed comparison).
           blt
                   quit
                                ; Otherwise, $00000002 -> D6.L
           moveq.l #2,d6
quit
           illegal
```

Complete the table shown on the <u>answer sheet</u>.

EAS	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 2E	ource.	e, d=destination, e=either, i=displacement		Operation	Description				
ороссо	BWL	s,d	XNZVC				(An)+	-(An)	(i,An)	(iAn.Rn)				(i,PC,Rn)			2000. p. 0
ABCD	В	Dy,Dx	*U*U*		rsii.	(/511)	(Ally	(riii)	-	(Grin, Kiry	-	-	-	-	27.11	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADLU	В		0.0	В	-	-	-	_		-		-	-	-	-		
. DD A		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s,Dn	****	9	S	S	2	S	S	2	S	S	S	2	s*	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	д	d	В	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	+-	1	d	d	d	ď	d	d	d		-		#n + d → d	Add quick immediate (#n range: 1 to 8)
			****	d	d	_	_	_	_	_	_	_	-		S		
ADDX	RMT	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	•	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	2	S	S	S	2	s4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d	-	ф	d	d	Ь	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	+	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
	_				ļ-	-		-							-		
ANDI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗆 📥 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	r x x	Arithmetic shift ds I bit left/right (.W only)
Всс	BM ₃	address ²		-	-	-	† <u>-</u>	<u> </u>	-	<u> </u>	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
555	1011	auui saa														address → PC	(8 or 16-bit ± offset to address)
nnue	п .	D I	*	1	\vdash	,											
BCHG	B L	Dn,d	*	6	-	ď	d	ď	d d	ď	ď	ď	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
	L	#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	6	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d
BRA	BM ₃	address ²		+-	+-	-	-	-	-	-	-	-	-	-	_	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*_	el	ŀ	_	d	_		d		d	-	-	_		Set Z with state of specified bit in d then
D9E1	D L				-	ď	_	ď	ď	_	d	_			-	NOT(bit n of d) \rightarrow Z	
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	d	Р	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000		+	S	S	S	S	S	S	S	S	2		if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100			q	d	ď	ď	d	q	d	-	-	-	D → d	Clear destination to zero
				u	- Λ	_	_	_			_						
CMP 4	BWL	s,Dn	_***	9	S4	S	S	S	S	S	S	2	S	S	S	set CCR with Dn – s	Compare On to source
CMPA ⁴	WL	s,An	_***	2	6	S	S	2	S	2	S	S	S	2	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn.addres ²		-	+	_	-	_	-	_	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
DDGG	**	DII,duul'es		-	-	-	-	-	-	_	_	_	-	-	-	if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
DUID				╀	╄		1										(
SVID	W	s,Dn	-***0	- 6	-	S	S	S	S	2	S	S	S	2	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	9	-	S	S	2	S	2	S	2	S	2	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4	BWL	Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s ⁴	Dn XOR d → d	Logical exclusive DR On to destination
		#n,d	-**00	d	-	d	d	d	d	d	d	d	_	-		#n XDR d → d	Logical exclusive DR #n to destination
EORI 4		#n,CCR		u	H	u	u	u	u	u	u	u				#n XDR CCR → CCR	Logical exclusive DR #n to CCR
	В				-	-	-	-	-	-	-	-	-	-			
EORI ⁴	W	#n,SR	=====	_	-	-	-	-	-	-	-	-	-	-	2	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP		d		+	+	d	-	.	d	d	d	d	d	д	-	↑d → PC	Jump to effective address of destination
	_	_		1-	1-	-											
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	DWI	Dx,Dy	***0*	-	+	 	_		\vdash	 							Logical shift Dy, Dx bits left/right
	DWL			-	1-	-	-	-	_	-	-	-	-	-	-	x → □	
LSR		#n,Dy		d	-	-	ļ -	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d	L		-	d	d	d	d	d	d	d	-	-	-	0->	Logical shift d I bit left/right (.W only)
	DMI	b,z	-**00	9	S ⁴	е	е	9	е	В	6	В	S	S	s4	s → d	Move data from source to destination
MOVE 4	RMT		=====	-	1-	S	S	S	2	S	S	S	S	2	S	s → CCR	Move source to Condition Code Register
	_	s CCB				1 0	a	_	-						-		
MOVE	W	s,CCR			+	_	_	-	-								
MOVE MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE MOVE MOVE	W	s,SR SR,d			-	g g	s d	g d	g d	d s	g S	q	-	-	-	SR → d	Move Status Register to destination
MOVE 4 MOVE MOVE MOVE MOVE	W	s,SR	=====	S	- d	_									-		
MOVE MOVE MOVE	W	s,SR SR,d	=====	s	- d	_	d		d	d	d	d	-	-	-	SR → d	Move Status Register to destination

MUNEY W.	Opcode	Size	Operand	CCR		Effe	ctive	Addres	s s=s	ource.	d=destina	tion. e:	eithe=	r. i=dis	placemen	t	Operation	Description
MOYER Refined September																		
MOYER Refined September	MOVEA ⁴	_			s	е	S	S	S	S	S	S	S			-	s → An	Move source to An (MOVE s.An use MOVEA)
Series S			-		_	-			Ь			Ь			-	_		
MUNE Mile	1101211	2			_	-		S	-			_		S	S	_		(.W source is sign-extended to .L for Rn)
(LAn) Dan	MOVED	WI			S	-	-	_	-				-		-	-		
MOMES	110121	""				_	_	_	-	-	_	-	-	-	-	_		
MULU W 2.Dn -**00 e s s s s s s s s s	MUALU4			-**00	-	-	-	-	-		-	-	-	-	-			
Mill W S.D.		w			_	-										_		
NECL BNL d					-	-	_	_								_		
NEG NEU d					_	-	_	_								_		
NECK BWL d		_			-	-	_	_								-		
NOP			_		-	-			-	-	_		_		-	_		
NOT BWL d		DWL	0		u	-	u									_		
DR BW SDn		DWI			-	-	-									-		
Dnd					-	-	-					_				- 4		
DRI	DK .	RMT		00		-				ı	ı			S	2	-		
DRI	001 A	DIVI		++00	_	-	_			_		-		-	-			
PEA		_			d	-	d	d	d	d	d	d	d	-	-	-		
PEA		_			-	-	-	-	-	-	-	-	-	-	-	_		
RESET		W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	_		
RDL RDR W #n.Dy #n		L	S		-	-	S	-	-	S	S	S	S	S	S	-		
RDIA March					-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	
RORAL BWL D.A.D.Y.		BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROX. RIX. RDXP #n.Dy #n.	ROR		#n,Dy		d	-	-	1	-		-	-	-	-	-	S		
RDXR W d d d d d d d d d d d d					-	-	d	d	d	d	d	d	d	-	-	-		
RIDAR W d d d d d d d	ROXL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	_ X	Rotate Dy, Dx bits L/R, X used then updated
RTE	ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
RTR		W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTS	RTE			=====	-	-	-	-	-	-	-	-	-		-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
Secondary Secondary Subtract Secondary Secondary Subtract Secondary Subtract Secondary Secondary Secondary Subtract Secondary Secon	RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
Secondary Secondary Subtract Secondary Secondary Subtract Secondary Subtract Secondary Secondary Secondary Subtract Secondary Secon	RTS				-	-	-	-	-	-	-	-	-	-	-	-		Return from subroutine
Scc B d		В	Dv.Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
Sec B					_	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Av) - X →-(Ax) -	
STOP	Sec	R			Ч	-	Ч	Н		Н	Ч	Ч	Ч	-	-	-	If cc is true then I's → d	
STOP	000	_	ľ		ľ		ľ	,	u	"		ů	ŭ				l .	
SUB	9NT2		#n		-	-	-	-	_	-	-	-	-	-	-			
Dn,d		RWI		****		-	-			-						_		
SUBA * WL s.An s e s s s s s s s s s s An - s → An Subtract address (W sign-extended to .L) SUBI * BWL #n,d ****** d	300	DWL															l	
SUB1 4 BWL #n,d ***** d d	CHDA 4	wı			-	-	_			_						_		
SUBQ ⁴ BWL #n,d ***** d d				****		В				_						-		
SUBX BWL Oy, Dx (Ay), -(Ax) ***** e e - <					_	-	_	_				_				_		
CAyy CAy CA					_	0	0	_			_	_				_		
SWAP W Dn -**00 d -	ZDRX	RMT			9	-	-	-		-	-	-			-			
TAS B d $-**00$ d - d			-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	
TRAP #n					-	-	-			-	-		-	-	-	-		
TRAPV		В			d	-	d	d	d	d	d	d	d	-	-	-		
TRAPV -	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		
UNLK An d An → SP; (SP)+ → An Remove local workspace from stack					-	_	-	-	-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
UNLK An d An → SP; (SP)+ → An Remove local workspace from stack	TZT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
			An		-	d	-	-	-	-	-	-	-	-	-			Remove local workspace from stack
		BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		-

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)							
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS.	overflow set	٧			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- Either source or destination #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, ≡ set directly

⁻ not affected, O cleared, 1 set, U undefined

Last name:	First name:	Group.
Last manne.	I fist fight.	Οιουρ

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L (A2)+,(A0)+	\$005000 13 79 01 80 E7 21 48 C0	A0 = \$00005004 A2 = \$00005014
MOVE.L 4(A2),4(A0)	\$005000 54 AF 18 B9 42 1A 2D 49	No change
MOVE.B \$500A,-1(A1,D0.W)	\$005000 54 AF 18 B9 E7 21 11 C0	No change
MOVE.L #\$500A,-5(A1,D1.W)	\$005008 00 00 50 0A D4 36 1F 88	No change
MOVE.W \$500A,-(A1)	\$005000 54 AF 18 B9 E7 21 11 C8	A1 = \$00005006

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$F0 + \$11	8	\$01	0	0	0	1
\$F0 + \$11	16	\$0101	0	0	0	0
\$8000 + \$8000	16	\$0000	0	1	1	1
\$40000000 + \$80000000	32	\$C000000	1	0	0	0

Exercise 3

Final value of **D1**: \$76542301. Use four lines of instructions at the most.

```
; D1 = $ 7654 3210

ror.b #4,d1 ; D1 = $ 7654 3201

ror.w #8,d1 ; D1 = $ 7654 0132

ror.b #4,d1 ; D1 = $ 7654 0123

ror.w #8,d1 ; D1 = $ 7654 2301
```

Final value of D1: \$54231067. Use four lines of instructions at the most.

```
; D1 = $ 7654 3210

ror.l #8,d1 ; D1 = $ 1076 5432

ror.b #4,d1 ; D1 = $ 1076 5423

swap d1 ; D1 = $ 5423 1076

ror.b #4,d1 ; D1 = $ 5423 1067
```

Exercise 4

Question	Answer
Give two assembler directives.	ORG, DC
How many status register does the 68000 have?	Only one
What is the size of the CCR register?	8 bits
Which 68000 mode has limited privileges?	The user mode

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
$\mathbf{D1} = \$00000001$	D4 = \$00000045						
$\mathbf{D2} = \$00000001$	D5 = \$0000014						
D3 = \$00000021	D6 = \$00000001						