Key to Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0000 A0 = \$00005000 PC = \$00006000

D1 = \$0000FFFA A1 = \$00005008 D2 = \$FFFFFFFA A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (3 points)

Write a few instructions that modify **D1** so that it takes the values given on the <u>answer sheet</u>. For each case, the initial value of **D1** is \$33221100 . <u>Use the ROR and ROL instructions only</u>. Answer on the answer sheet.

Exercise 4 (2 points)

Answer the questions on the answer sheet.

Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
           move.l #$00224488,d7
next1
           moveq.l #1,d1
            tst.w d7
            bol
                   next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
            cmpi.b #$89,d7
                next3
            bls
            moveq.l #2,d2
next3
            clr.l
            move.l
                   #$52458742,d0
loop3
            addq.l #1,d3
            subq.w #1,d0
            bne
                   loop3
next4
            clr.l
                   d4
                   #$1ff,d0
            move.l
            addq.l
                   #1,d4
loop4
            dbra
                   d0,loop4
                                 ; DBRA = DBF
            clr.l
            moveq.l #10,d0
loop5
            addq.l #1,d5
            addq.l #1,d0
            cmpi.l #18,d0
            bne
                   loop5
next6
            clr.l
                   #$52458742,d0
            move.l
            addq.l
loop6
                   #1,d6
                   #2,d0
            subq.b
                   loop6
           bne
quit
            illegal
```

	Sy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode		Operand	CCR		Effe	ctive	Addres	2=2 22	ource,					placemen		Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	RWI	s.Dn	****	е	S	S	S	S	S	S	S	S	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn.d		е	d ⁴	d	d	d	ď	d	ď	d	_	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	2	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	ď	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	d	d	d	d	d	ď	d	ď	d	_	-	_	#n+d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dy,Dx	****	-	u	u	- u	u -	- u	-	- u	- u	-	-	2	$Dv + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
AUUA	DWL	-(Ay),-(Ax)		9	-	_	-	e		_	_	_	_	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Add Source and extend bit to destination
AND 4	DWI		-**00	-	-	-			-	-	-	-	-				Logical AND source to destination
AND .	DWL	s,Dn Dn.d	00	9	-	S	S	S	S	S	S	2	S -	2	s*		
A NIDIL Á	DWI	-	-**00	9	-	d	d	d	d	d	d	d			_	Dn AND d → d	(ANDI is used when source is #n)
ANDI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	2	#n AND d → d	Logical AND immediate to destination
ANDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 🖚 🗀 🛶 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	→ C X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BMa	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																$address \rightarrow PC$	(8 or 16-bit ± offset to address)
BCHG	ВL	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e ¹	-	d	d	d	В	d	Ь	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
	-	#n.d		ď	-	ď	d	d	ď	ď	ď	ď	_	_	s	0 → bit number of d	clear the bit in d
BRA	BW3	address ²		-	+-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
DOLI		#n,d		d1	-	ď	d	d	ď	d	d	d	_		_	I → bit n of d	set the bit in d
nen	BM3			u	-	u -	-	u -	-		- u	-	-		S		
BSR		address ²	*	-	-					-			-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d		e ¹	-	ď	ď	ď	ď	ď	ď	ď	ď	ď	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d		NDT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU		-	S	2	2	2	2	2	2	2	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$\mathbb{I} \to \mathbb{I}$	Clear destination to zero
CMP ⁴	BWL	s,Dn	_***	9	S4	S	S	S	S	S	S	2	S	S	S	set CCR with Dn - s	Compare On to source
CMPA ⁴	WL	s,An	_***	S	9	S	2	2	S	S	S	2	S	S	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	-***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	-***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then $\{Dn-1 \rightarrow Dn\}$	Test condition, decrement and branch
																if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	е	-	S	S	S	S	S	S	2	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	9	-	S	S	s	8	S	S	S	s	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4		Dn,d	-**00	9	-	d	d	d	ď	d	ď	d	-	-		Dn XDR d → d	Logical exclusive DR Dn to destination
	RWI	#n,d	-**00		-	4	d	d	4	d	d	d		_		#n XDR d → d	Logical exclusive DR #n to destination
EORI 4	В	#n,CCR	=====	u	1	u	u	u	u	u	u	u	_	-		#n XDR CCR → CCR	Logical exclusive DR #n to CCR
	_			-	-	-	-	-	-	-	-	<u> </u>	_				
EORI 4	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	2		Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		9	6	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \Upsilon d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
Liiiii		711,7711														SP + #n → SP	(negative n to allocate space)
LSL	RWI	Dx,Dy	***0*	9			-		-	-	-		_	-	-		Logical shift Dy, Dx bits left/right
LSR	DWL		"	d	-	-		-		_		-]	x ♣	
רמונ	w	#n,Dy		u	1	_	- d	٠,	-	1	٩ -	٠.	-	-	2	□ → C	Logical shift Dy, #n bits L/R (#n: 1 to 8)
MOUE 4	W	d	_++00	-	- A	d	_	d	d	d	d	d	-	-	ı		Logical shift d I bit left/right (.W only)
MOVE 4	_	s,d	-**00	-	S ⁴	9	9	9	9	9	9	9	2	S	-	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	2	S	S	S	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	2	S	S	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
	`	An,USP		-	S	_	_	_	_	_	_	_	_	-	_	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn	-	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	ghe I	(i,PC)	(i,PC,Rn)	#n	7 001	
	DIVL	9,0	1	DII	MII	(MII)	(AIII)*	-(MII)	(IJMII)	(HAHAHA)	uua.II	นบล.L	(iii 6)	(II,I U,I\II)	7711	I.	l

Opcode	Size	Operand	CCR	E	Effec	ctive	Addres	s s=si	ource.	d=destina	tion, e:	eithe=	r. i=dis	placemen	t	Operation	Description
Броссо	BWL	s,d	XNZVC	-	An	(An)	(An)+	-(An)	(i,An)		abs.W	abs.L	(i,PC)	(i,PC,Rn)		270. 2.12.1	2000
MOVEA4		s,An		s	е	S	S	S	S	S	S	S	S	S	_	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM4		Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	_		(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	ф	-	d	d	d	ф	d	d	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	ď	d	ď	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX		d	****	d	-	ď	ď	d	ď	d	ď	d	-	-	-	0 - d - X → d	Negate destination with eXtend
NOP		-		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	ф	d	d	ф	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (I's complement)
OR ⁴		s,Dn	-**00	9	-	S	S	S	S	S	S	2	S	S	s ⁴	s OR On → On	Logical OR
lan.		Dn,d		9	_	ď	ď	ď	ď	ď	ď	ď	-	-	-	Dn OR d → d	(DRI is used when source is #n)
ORI 4	BWL	#n,d	-**00	d	-	d	d	d	ď	d	ď	d	-	-		#n OR d → d	Logical OR #n to destination
ORI ⁴	В	#n,CCR	=====	-	_	-	-	-	-	-	-	-	-	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	_	_	-	_	-	-	-	-	-	-		#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	"1	S		_	_	S	-	_	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET		۵			_	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	DWI	Dx,Dy	-**0*	9	-	<u> </u>	-	_	-	-	-	_	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR	DWL	#n,Dy	Ů	d e		_	-	-	_	_	-	-			s	C	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUK	W	#11,Dy		u		d	d	d	d	d	d	d	_	_	-		Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	9	-	-	- u	- u	- u	-	- u	- u	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
ROXR	DIVL	#n,Dy		q	_	_	_	_	_	_	_	_	_	_	S	C - X	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUAK	W	d d		-	_	d	d	d	d	d	d	d	_	_	-	X 📥 C	Rotate destination 1-bit left/right (.W only)
RTE	-"	u	=====	-	_	-	-	-	-	-	-	-	-	-	_	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-	_	_	_	-	-	-	_	-	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS						-	-	_	_	_	-	_	-	-	_	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	_	-	-	_	-	_	-	_	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
0000		-(Ay),-(Ax)		-			_	е	_	_	_	_		_	_	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	_	ф	d	d	d	ф	Ь	d	-	-		If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
ULL		u		u		"	u	u	u	u u	u	u	_		_	else O's → d	else d.B = 00000000
STOP		#n	=====	_		_	_	_	_	_	-	_	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	9	-	S	S	S	S	S	S	S	S	S		Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
000	DIVL	Dn,d		6	s d ⁴	ď	q	q	q	q	ď	q	-	-	١.	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	e	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	q	-	d	q	q	q	q	q	q	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	е	ш	u	u -	u -	- u	- U	u -	u -	-	-	- 2	Dx - Dy - X → Dx	Subtract source and eXtend bit from
PUDY	DWL	-(Ay),-(Ax)		В	-	-	-		-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	-(Ay),-(AX)	-**00	-	-	-	-	9	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	- d	d	d	- d	٠ ـ	ď	d	-	-	-	test d→CCR: 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
	В			u	-	u	u	a	u	d	u	a	-	-	-		
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	PC →-(SSP); (VSP)-(SSP);	Push PC and SR, PC set by vector table #n
TDADV					Н											(vector table entry) → PC	(#n range: 0 to 15) If overflow, execute an Overflow TRAP
TRAPV	DWI		-**00	-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	
TST	BWL			d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	DWI	An		- D-	d An	- /A-1	(Ac):	- //->	/: A=>	/: A = N = \	ahr W	ab- I	/: DO	/: DC D_1	#-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(AII)	(An)+	-(An)	(i,An)	(i,An,Rn)	ads.W	ads.L	(1,26)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc)							
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
L2 _n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	![(N ⊕ V) + Z]			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset

- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly

- not affected, O cleared, 1 set, U undefined

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register		
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C		
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change		
MOVE.W \$5002,-(A1)	\$005000 54 AF 18 B9 E7 21 18 B9	A1 = \$00005006		
MOVE.W #\$5010,2(A1)	\$005008 C9 10 50 10 D4 36 1F 88	No change		
MOVE.L \$5006,(A2)+	\$005010 48 C0 C9 10 42 1A 2D 49	A2 = \$00005014		
MOVE.B 5(A1),-2(A2,D1.W)	\$005008 36 10 11 C8 D4 36 1F 88	No change		
MOVE.L -6(A2),8(A0,D2.L)	\$005000 54 AF 11 C8 D4 36 48 C0	No change		

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$8D + \$4E	8	\$DB	1	0	0	0
\$8D + \$4E	16	\$00DB	0	0	0	0
\$7219 + \$1001	16	\$821A	1	0	1	0
\$FFFFFFF + \$FFFFFFF	32	\$FFFFFFE	1	0	0	1

Exercise 3

Final value of **D1**: \$33112200. Use three lines of instructions at the most.

```
; D1 = $ 3322 1100

ror.l #8,d1 ; D1 = $ 0033 2211

ror.w #8,d1 ; D1 = $ 0033 1122

rol.l #8,d1 ; D1 = $ 3311 2200
```

Final value of **D1**: **\$00221133**. Use three lines of instructions at the most.

```
; D1 = $ 3322 1100

rol.l #8,d1 ; D2 = $ 2211 0033

ror.w #8,d1 ; D2 = $ 2211 3300

ror.l #8,d1 ; D2 = $ 0022 1133
```

Exercise 4

Question	Answer
Give three assembler directives.	ORG, DC, EQU
How many status registers does the 68000 have?	Only one
What is the size of the CCR register?	8 bits
Which 68000 mode has limited privileges?	The user mode

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.								
D1 = \$0000001	D3 = \$00008742	D5 = \$00000008						
D2 = \$0000001	D4 = \$00000200	D6 = \$00000021						