# Contrôle S3 Architecture des ordinateurs

**Durée: 1 h 30** 

Répondre exclusivement sur le document réponse.

## Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales: D0 = \$FFFF0000 A0 = \$00005000 PC = \$00006000

D1 = \$0000FFFA A1 = \$00005008 D2 = \$FFFFFFFA A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

#### Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits **N**, **Z**, **V** et **C** du registre d'état.

# Exercice 3 (3 points)

Donnez quelques instructions qui modifient la valeur de **D1** afin de lui donner les valeurs présentent sur le <u>document réponse</u>. Pour chaque cas, la valeur initiale de **D1** est \$33221100. <u>Utilisez uniquement les instructions ROR et ROL</u>. Répondez sur le <u>document réponse</u>.

# Exercice 4 (2 points)

Répondez aux questions sur le document réponse.

Contrôle S3 1/6

#### Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
           move.l #$00224488,d7
next1
           moveq.l #1,d1
            tst.w d7
            bol
                   next2
            moveq.l #2,d1
           moveq.l #1,d2
next2
            cmpi.b #$89,d7
            bls
                 next3
            moveq.l #2,d2
next3
            clr.l
            move.l #$52458742,d0
loop3
            addq.l #1,d3
            subq.w #1,d0
            bne
                   loop3
next4
            clr.l
                   d4
                   #$1ff,d0
            move.l
            addq.l
                   #1,d4
loop4
            dbra
                   d0,loop4
                                  ; DBRA = DBF
            clr.l
            moveq.l #10,d0
loop5
            addq.l #1,d5
            addq.l #1,d0
            cmpi.l #18,d0
            bne
                    loop5
next6
            clr.l
                   #$52458742,d0
            move.l
           addq.l
loop6
                   #1,d6
                   #2,d0
            subq.b
                    loop6
           bne
           illegal
quit
```

Contrôle S3 2/6

EAS	y68	K Quic	k Ref	fer	ren	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.со	m/EAS	y68	K.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	2=2 <b>2</b>	ource,	d=destina	ition, e	=eithe	r, i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	·	-
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
11000		-(Ay),-(Ax)		-	_	_	_	е	_	_	_	_	_	_	_	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination. BCD result
ADD <sup>4</sup>	BWL	s,Dn	****	9	S	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDQ is used when
MUU	DWL	Dn,d		_	ď	ď	d	d a	ď	q	ď	q	9	8	-	Du + q → q	source is #n. Prevent ADDQ with #n.L)
ADDA 4	w			9	_		_		_		_	_	-	-	$\vdash$		,
ADDA 4	WL	s,An		S	9	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4		#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL		****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s.Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S <sup>4</sup>	s AND Dn → Dn	Logical AND source to destination
		Dn.d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	Ь	-	d	d	d	d	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination
ANDI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI <sup>4</sup>	_	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	-	#n AND SR → SR	
	W		****	-	-	-	-	-			-	-			S		Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	- C	Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																$address \rightarrow PC$	(8 or 16-bit ± offset to address)
BCHG	ВL	Dn,d	*	e	-	d	d	d	d	d	ф	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
00110		#n,d		ď	_	ď	ď	ď	ď	ď	ď	ď	_	-		NOT(bit n of d) $\rightarrow$ bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e	+	d	d	d	ď	d	ď	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
DULK	" "	#n,d		ď	-	ď	d	d	ď	ď	ď	d	_	_	_	Not(the homber of d	clear the bit in d
004	murX			a.	-	u						_			S		
BRA	BM3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$address \rightarrow PC$	Branch always (8 or 16-bit ± offset to addr)
BSET	B L	Dn,d	*	e¹	-	d	d	d	d	d	d	d	-	-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	$1 \rightarrow bit n of d$	set the bit in d
BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	ВL	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	Ь	-	NOT( bit On of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	s	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	е	-	S	S	S	S	S	S	S	S	2	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d		d	d	d	q	d	q	d	-	-	-	0 → d	Clear destination to zero
			_***	-	4			_				_			_		
CMP 4		s,Dn		9	S <sup>4</sup>	S	S	S	S	S	S	S	S	S	S	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	9	S	S	S	S	S	S	S	S	2	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	2	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	-***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then $\{Dn-1 \rightarrow Dn\}$	Test condition, decrement and branch
																if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	е	١.	S	S	S	S	S	S	S	S	S	s	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )
DIVU	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= ( 16-bit remainder, 16-bit quotient )
			-**00	-	-						ų s		- 2				
EOR 4		Dn,d		9	-	d	d	d	d	d	0	ď	-	-		Dn XDR d → d	Logical exclusive DR On to destination
EORI 4	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	S		Logical exclusive OR #n to destination
EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	$\#_n$ XOR CCR $\rightarrow$ CCR	Logical exclusive OR #n to CCR
EORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL		-**00	d	-	-	-	-	-	-	-	-	-	-	-		Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	_	-	-	PC→-(SSP); SR→-(SSP)	Generate Illegal Instruction exception
JMP	<u> </u>	d		É	Ť	d	-		d	d	d	d	d	d		^d → PC	Jump to effective address of destination
				-	1-	-		-							-	10 フル	
JSR		d .		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP);	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	S	S	S	2	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP)$ ; $SP \rightarrow An$ ;	Create local workspace on stack
																$P + \# \Pi \rightarrow P$	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X-	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	_	_	_	-	_	_	_	_	S	C - U	Logical shift Dy, #n bits L/R (#n: 1 to 8)
Lun	W	d d		-		d	d	d	d	d	d	d		_		□ → C	Logical shift d 1 bit left/right (.W only)
MOVE 4			-**00	-	_4	_	_		_				-	_	-4		
MOVE 4	BWL			9	S <sup>4</sup>	6	9	9	8	9	6	9	2	2	-	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	2	S	S	2	S	2	2	S	2	2	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	2	S	S	S	S	S	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privileged)
	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
MOVE				_	_	_			-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
	1	IISP.An		-	Н	-	-	-	-								
MOVE	L	USP,An An USP		-	d	-	-	-	_	_	_	_	_	_			
	L BWL	nA,92U 92U,nA b,s	XNZVC	-	2	- (An)	- (An)+	- -(An)	- (i,An)	(i,An,Rn)	abs.W	abs.L	(i.PC)	- (i,PC,Rn)	- #n	An → USP	Move An to User Stack Pointer (Privileged)

Contrôle S3 – Annexes 3/6

Opcode	Size	Operand	CCR	E	Effec	ctive	Addres	<b>s</b> s=si	ource.	d=destina	tion, e:	eithe=	r. i=dis	placemen	t	Operation	Description
Броссо	BWL	s,d	XNZVC	-	An	(An)	(An)+	-(An)	(i,An)		abs.W	abs.L	(i,PC)	(i,PC,Rn)		270. 2.12.1	2000. p.1011
MOVEA4		s,An		s	е	S	S	S	S	S	S	S	S	S	_	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM <sup>4</sup>		Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	_		(Access only even or odd addresses)
MOVEQ <sup>4</sup>	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	ф	-	d	d	d	ф	d	d	d	-	-	-	0 - d <sub>10</sub> - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	ď	d	ď	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX		d	****	d	-	ď	ď	d	ď	d	ď	d	-	-	-	0 - d - X → d	Negate destination with extend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	ф	d	d	ф	d	d	d	-	-	-	NOT( d ) → d	Logical NOT destination (I's complement)
OR <sup>4</sup>		s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	s OR On → On	Logical OR
lan.		Dn,d		9	_	ď	ď	ď	ď	ď	ď	ď	-	-	-	Dn OR d → d	(ORI is used when source is #n)
ORI 4	BWL	#n,d	-**00	d	-	d	d	d	ď	d	ď	d	-	-		#n OR d → d	Logical OR #n to destination
ORI <sup>4</sup>	В	#n,CCR	=====	-	_	-	-	-	-	-	-	-	-	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI <sup>4</sup>	W	#n,SR	=====	-	_	_	-	_	-	-	-	-	-	-		#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	"1	S		_	_	S	-	_	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET		a			_	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	DWI	Dx,Dy	-**0*	9	-	<u> </u>	-	_	-	-	-	_	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR	DWL	#n,Dy	Ů	d e		_	_	-	_	_	-	-			s	C	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUK	W	d d		u		d	d	d	d	d	d	d	_	_	-		Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	9	-	-	- u	- u	- u	-	- u	- u	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
ROXR	DIVL	#n,Dy		q	_	_	_	_	_	_	_	_	_	_	S	C ~ X	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUAK	W	d d		-	_	d	d	d	d	d	d	d	_	_	-	X 📥 C	Rotate destination 1-bit left/right (.W only)
RTE	-"	u	=====	-	_	-	-	-	-	-	-	-	-	-	_	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-	_	_	_	-	-	-	_	-	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS						-	-	_	_	_	-	_	-	-	_	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	_	-	-	_	-	_	-	_	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
0000		-(Ay),-(Ax)		-			_	е	_	_	_	_		_	_	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	_	ф	d	d	d	ф	Ь	d	-	-		If cc is true then I's $\rightarrow$ d	If cc true then d.B = 11111111
ULL		u		u		"	u	u	u	u u	u	u	_		_	else O's → d	else d.B = 00000000
STOP		#n	=====	_		_	_	_	_	_	-	_	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	9	-	S	S	S	S	S	S	S	S	S		Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
000	DIVL	Dn,d		6	s ď <sup>4</sup>	ď	q	q	q	q	ď	q	-	-	١.	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	e	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	q	-	d	q	q	q	q	q	q	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SNBX		Dy,Dx	****	-	а	0	0	-	-	-	-	-	-	-	- 2	Dx - Dy - X → Dx	Subtract quick immediate (#n range: i to o)
PUDY	DWL			9	-	-	-		-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	-(Ay),-(Ax)	-**00	-	-	-	-	9	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS		d d	-**00	d	-	-	٠ ـ	٠.	- 4	٠ ـ	- 1	٠.	-	-	-	test d→CCR: 1 →bit7 of d	
	В			۵	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	PC →-(SSP); (VSP)-(SSP);	Push PC and SR, PC set by vector table #n
TDADV					Н											(vector table entry) → PC	(#n range: 0 to 15)  If overflow, execute an Overflow TRAP
TRAPV	DWI	1	-**00	- 1	-	1	7	7	- 1	- 1	-	7	-	-	-	If V then TRAP #7	
TST	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	DWI	An		- D	d A-	- /A-\	71.3	- //->	f: 1-3	/: A - D - \	- W	- Land	- /: PD\	/: DC D . 1	-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(1,47)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )								
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
L2 <sub>n</sub>	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	С	LT	less than	(N ⊕ V)			
NE	not equal	<b>!</b> Z	GT	greater than	![(N ⊕ V) + Z]			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit) USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

\* set according to operation's result, = set directly

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

Contrôle S3 – Annexes 4/6

# DOCUMENT RÉPONSE À RENDRE

# Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	Aucun changement
MOVE.W \$5002,-(A1)		
MOVE.W #\$5010,2(A1)		
MOVE.L \$5006,(A2)+		
MOVE.B 5(A1),-2(A2,D1.W)		
MOVE.L -6(A2),8(A0,D2.L)		

# Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	С
\$8D + \$4E	8					
\$8D + \$4E	16					
\$7219 + \$1001	16					
\$FFFFFFF + \$FFFFFFF	32					

-	•	_
Exer	'ርገርፁ	

valeur imaie de <b>D1</b> : <b>535112200</b> . Ottinsez au maximum trois righes d'instructions.					

Valeur finale de **D1** : **\$00221133**. Utilisez au maximum trois lignes d'instructions.

Question	Réponse
Donnez trois directives d'assemblage.	
Combien de registres d'état possède le 68000 ?	
Quelle est la taille du registre CCR ?	
Quel mode du 68000 a des privilèges limités ?	

## Exercice 5

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.								
<b>D1</b> = \$	<b>D3</b> = \$	<b>D</b> 5 = \$						
<b>D</b> 2 = \$	<b>D4</b> = \$	<b>D6</b> = \$						