Contrôle S3 Architecture des ordinateurs

Durée: 1 h 30

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le PC) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales: D0 = \$0004FFFF A0 = \$00005000 PC = \$00006000

D1 = \$FFFF0005 A1 = \$00005008 D2 = \$FFFFFFF A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

Exercice 3 (3 points)

Donnez quelques instructions qui modifient la valeur de **D1** afin de lui donner les valeurs présentent sur le <u>document réponse</u>. Pour chaque cas, la valeur initiale de **D1** est \$76543210. <u>Utilisez uniquement les instructions ROR, ROL ou SWAP</u>. Répondez sur le <u>document réponse</u>.

Exercice 4 (2 points)

Répondez aux questions sur le document réponse.

Contrôle S3

Exercice 5 (6 points)

Soit le programme ci-dessous :

```
Main
            move.l #$23456789,d7
next1
            moveq.l #1,d1
                   d7
            tst.b
                    next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
            tst.w d7
            bpl
                   next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w #$4321,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
            bne
                    loop3
            clr.l
next4
                    d4
                    #$44,d0
            move.w
            addq.l #1,d4
loop4
            dbra
                    d0,loop4
                                   ; DBRA = DBF
next5
            clr.l
                    d5
            moveq.l #10,d0
            addq.l #1,d5
loop5
            addq.l #1,d0
cmpi.l #30,d0
            bne
                    loop5
            moveq.l #1,d6
next6
                   #$70,d7
            cmp.b
                    quit
            blt
            moveq.l #2,d6
quit
            illegal
```

Complétez le tableau présent sur le document réponse.

Contrôle S3 2/6

Opcode	Size	Operand	CCR				v1.						•	m/EAS placemen		Operation	t © 2004-2007 By: Chuck Kelly Description
nhcons	BWL	s,d	XNZVC	-	_	_		-(An)	(i,An)	u=uestina (i.An.Rn)				(i,PC,Rn)		uper accom	Description
ABCD	В	Dy,Dx	*U*U*	е	AII	(A11)	(All)	(////	(1,5411)	(ichiichii)	-	uua.c	- (1,1 0)	- (1,1 0,1(11)	2711	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADLU	l D	-(Ay),-(Ax)		В	-	-	-	_	_	-	-	-	_	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
nn 4	DWI		****	-	-	-	-	9		-				-	- 4		Add binary (ADDI or ADDQ is used when
ADD 4	BWL	s,Dn		9	s d ⁴	2	S	S	2	S	S	2	S	2	s ⁴	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	
DDA 4	14/1	Dn,d		9	_	d	d	d	d	d	d	d	-	-	_		source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An	****	S	6	S	S	S	S	S	S	S	S	S	2	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	2	#n + d → d	Add immediate to destination
\DDQ ⁴	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
\ND ⁴	BWL	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	2	S4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n AND d \rightarrow d	Logical AND immediate to destination
NDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	1	-	-	1	S	#n AND CCR → CCR	Logical AND immediate to CCR
NDI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
SL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	r x x	Arithmetic shift ds 1 bit left/right (.W only
Bcc .	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
CHG	B L	Dn.d	*	e ¹	-	Ь	d	d	d	d	Ь	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
10110	.	#n,d		ď	_	ď	ď	ď	ď	ď	ď	ď	_	_	S	NOT(bit n of d) → bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e	-	d	d	d	ď	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
JULIN	" "	#n,d		ď		d	d	d	ď	ď	ď	d	_	_	S	0 → bit number of d	clear the bit in d
IRA	BW3	address ²		u -		-	- u	- u	-	-	- u	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to ad
SET	_	Dn.d	*_	e	-	_	d	d	- d				-		-		
1951	B L			q ₁	-	d	d	_	-	d	d	d		-	-	NOT(bit n of d) → Z	Set Z with state of specified bit in d then
nn.	DWX	#n,d		-	-	d	_	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
ISR	BM ₃	address ²	*	-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse
TZT	B L	Dn,d	*	e ¹	-	ď	ď	ď	ď	ď	ď	ď	ď	ď	-	NOT(bit On of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	_	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	9	-	S	S	S	S	2	S	S	S	2	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	D → q	Clear destination to zero
CMP 4	BWL	s,Dn	-***	9	s ⁴	S	S	S	S	S	S	S	S	S	s	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	-***	S	9	S	S	S	S	S	S	2	2	2	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
OBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
																if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-bit ± offset to address)
SVIC	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
OR 4		Dn,d	-**00	е	-	ď	d	d	ď	ď	q	d	-	-	s ⁴	On XOR d → d	Logical exclusive OR On to destination
ORI 4		#n,d	-**00	d	-	d	d	d	d	d	d	d	_	-		#n XDR d → d	Logical exclusive DR #n to destination
ORI 4	В	#n,CCR		u	-	u	- u	u	u	-	- u	u	-	_	S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
ORI 4	_	#n,SR		-	-	-	-	_	-	-	-	-	-	-		#n XDR SR → SR	
	W			-	-	_		_							2		Logical exclusive DR #n to SR (Privileged
XG	L	Rx,Ry		9	6	-	-	-	-	-	-	-	-	-	-	register ← → register	Exchange registers (32-bit only)
XT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
LEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
IMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
SR		d		-	-	d	-	-	d	d	р	р	d	Р	-	$PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address (
EA	L	s,An		-	6	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
INK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
		,														SP + #n → SP	(negative n to allocate space)
.SL	RWI	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	_	X.	Logical shift Dy, Dx bits left/right
SR	""	#n,Dy		ď	_	_	_	_	_	_	_	_	_	_	S	X TO N	Logical shift Dy, #n bits L/R (#n: 1 to 8)
un	W	d d		-		d	d	d	d	d	d	d	_	_	-		Logical shift d I bit left/right (.W only)
10VE ⁴		s,d	-**00	-	s ⁴	_		_	_					-	s ⁴	s > d	Move data from source to destination
	_			9	2	6	9	6	В	8	В	9	2	2	_		
OVE	W	s,CCR	=====	S	-	S	S	S	S	S	2	2	S	2	S	s → CCR	Move source to Condition Code Register
OVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	2	s → SR	Move source to Status Register (Privilege
IOVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
IOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privilege
		An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privilege
		s,d	XNZVC	-	٠.	FA 5	(An)+	-(An)	(i,An)	(i,An,Rn)	-L-W	abs.L	/: DDV	(i,PC,Rn)	ш		,

Contrôle S3 – Annexes 3/6

MUNEY W.	Opcode	Size	Operand	CCR		Effe	ctive	Addres	s s=s	ource.	d=destina	tion. e:	eithe=	r. i=dis	placemen	t	Operation	Description
MOYER Refined September																		
MOYER Refined September	MOVEA ⁴	_			s	е	S	S	S	S	S	S	S			-	s → An	Move source to An (MOVE s.An use MOVEA)
Series S			-		_	-			Ь			Ь			-	_		
MUNE Mile	1101211	2			_	-		S	-			_		S	S	_		(.W source is sign-extended to .L for Rn)
(LAn) Dan	MOVED	WI			S	-	-	_	-				-		-	-		
MOMES	110121	""				_	_	_	-	-	_	-	-	-	-	_		
MULU W 2.Dn -**00 e s s s s s s s s s	MUALU4			-**00	-	-	-	-	-		-	-	-	-	-			
Mill W S.D.		w			_	-										_		
NECL BNL d					-	-	_	_								_		
NEG NEU d					_	-	_	_								_		
NECK BWL d		_			-	-	_	_								-		
NOP			_		-	-			-	-	_	-	_		-	_		
NOT BWL d		DWL	0		u	-	u									_		
DR BW SDn		DWI			-	-	-									-		
Dnd					-	-	_									- 4		
DRI	DK.	RMT		00		-				ı	ı			S	2	-		
DRI	001 A	DIVI		++00	_	-	_			_				-	-			
PEA		_			d	-	d	d	d	d	d	d	d	-	-	-		
PEA		_			-	-	-	-	-	-	-	-	-	-	-	_		
RESET		W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	_		
RDL RDR W #n.Dy #n		L	2		-	-	S	-	-	S	S	S	S	S	2	-		
RDIA March					-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	
RORAL BWL D.A.D.Y.		BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROX. RIX. RDXP #n.Dy #n.	ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		
RDXR W d d d d d d d d d d d d					-	-	d	d	d	d	d	d	d	-	-	-		
RIDAR W d d d d d d d	ROXL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	_ X	Rotate Dy, Dx bits L/R, X used then updated
RTE	ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
RTR		W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTS	RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
Secondary Secondary Subtract Secondary Secondary Subtract Secondary Subtract Secondary Subtract Secondary Secondary Subtract Secondary Secondary Subtract Secondary Seconda	RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
Secondary Secondary Subtract Secondary Secondary Subtract Secondary Subtract Secondary Subtract Secondary Secondary Subtract Secondary Secondary Subtract Secondary Seconda	RTS				-	-	-	-	-	-	-	-	-	-	-	-		Return from subroutine
Scc B d		В	Dv.Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
Sec B					_	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Av) - X →-(Ax) -	
STOP	Sec	R			Ч	-	Ч	Н		Н	Ч	Ч	Ч	-	-	-	If cc is true then I's → d	
STOP	000	_			_		"	_	-	"			-				l .	
SUB	9NT2		#n		-	-	-	-	_	-	-	-	-	-	-			
Dn,d		RWI		****		-	-			-						_		
SUBA * WL s.An s e s s s s s s s s s s An - s → An Subtract address (W sign-extended to .L) SUBI * BWL #n,d ****** d	300	DWL															l	
SUB1 4 BWL #n,d ***** d d	CHDA 4	wı			-	-	_			_						_		
SUBQ ⁴ BWL #n,d ***** d d				****		В				_		_				-		
SUBX BWL Oy, Dx (Ay), -(Ax) ***** e e - <					_	-	_	_								_		
CAyy CAy CA					_	0	0	_			_					_		
SWAP W Dn -**00 d -	ZDRX	RMT			9	-	-	-		-	-	-			-			
TAS B d $-**00$ d - d			-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	
TRAP #n					-	-	-			-	-		-	-	-	-		
TRAPV		В			d	-	d	d	d	d	d	d	d	-	-	-		
TRAPV - - - - - - - - - - - - - - - - - If V then TRAP #7 If overflow, execute an Overflow TRAP TST BWL d -**00 d - d d d d - - test d → CCR N and Z set to reflect destination UNLK An - d - - - - - An → SP; (SP)+ → An Remove local workspace from stack	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					L	\perp												
UNLK An d An → SP; (SP)+ → An Remove local workspace from stack					-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
UNLK An d An → SP; (SP)+ → An Remove local workspace from stack	TZT	BWL	d	-**00	d	-	d	d	d	d	d	d	р	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
					-	d	-	-	-	-	-	-	-	-	-	-		
		BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		-

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)						
CC	Condition	Test	CC	Condition	Test		
T	true	1	VC	overflow clear	!V		
F	false	0	VS	overflow set	٧		
ΗI"	higher than	!(C + Z)	PL	plus	!N		
T2n	lower or same	C + Z	MI	minus	N		
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)		
LO", CS"	lower than	C	LT	less than	(N ⊕ V)		
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$		
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$		

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- ↑ Effective address
- Long only; all others are byte only
- Assembler calculates offset
- only
- SR Status Register (16-bit)
 CCR Condition Code Register

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, \equiv set directly
 - not affected, O cleared, 1 set, U undefined
- ⊕ V) + Z
 J 3
 Branch sizes: B or .S I28 to + I27 bytes, .W or .L 32768 to + 32767 bytes
 O4-2006
 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Contrôle S3 – Annexes 4/6

Nom:	
------	--

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.L (A2)+,(A0)+		
MOVE.L 4(A2),4(A0)		
MOVE.B \$500A,-1(A1,D0.W)		
MOVE.L #\$500A,-5(A1,D1.W)		
MOVE.W \$500A,-(A1)		

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	C
\$F0 + \$11	8					
\$F0 + \$11	16					
\$8000 + \$8000	16					
\$40000000 + \$80000000	32					

•	_
Exercice	4
L'ACI CICC	•

Valeur finale de l	aleur finale de D1 : \$76542301. Utilisez au maximum quatre lignes d'instructions.					

Valeur finale de D1 : \$54231067	. Utilisez a	au maximum	quatre	lignes d	'instructions.
--	--------------	------------	--------	----------	----------------

Exercice 4

Question	Réponse
Donnez deux directives d'assemblage.	
Combien de registres d'état possède le 68000 ?	
Quelle est la taille du registre CCR ?	
Quel mode du 68000 a des privilèges limités ?	

Exercice 5

	s registres après exécution du programme. représentation hexadécimale sur 32 bits.
D1 = \$	D4 = \$
D2 = \$	D5 = \$
D3 = \$	D6 = \$