Partiel S3 Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (4 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Exercice 2 (3 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

Exercice 3 (4 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
            move.l #$ffff,d7
            moveq.l #1,d1
next1
            tst.l
                   d7
            bpl
                    next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
                  #$80,d7
            cmp.b
            ble
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w #$132,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
                    loop3
next4
            clr.l
                    d4
            move.w
                    #$1010,d0
            addq.l #1,d4
loop4
                    d0,loop4
                                  ; DBRA = DBF
            dbra
quit
            illegal
```

Partiel S3 1/8

Exercice 4 (9 points)

Toutes les questions de cet exercice sont indépendantes. À l'exception des registres utilisés pour renvoyer une valeur de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de vos sous-programmes. Une chaîne de caractères se termine toujours par un caractère nul (la valeur zéro). On suppose pour tout l'exercice que les chaînes ne sont jamais nulles (elles possèdent au moins un caractère non nul).

1. Réalisez le sous-programme **IsNumber** qui détermine si une chaîne de caractères contient uniquement des chiffres.

Entrée : A0.L pointe sur une chaîne non nulle.

 $\underline{Sortie}: \ Si \ la \ chaîne \ contient \ uniquement \ des \ chiffres, \ \textbf{D0.L} \ renvoie \ 0.$

Autrement, **D0.L** renvoie 1.

2. Réalisez le sous-programme **GetSum** qui additionne tous les chiffres présents dans une chaîne de caractères

Entrée : A0.L pointe sur une chaîne non nulle contenant uniquement des chiffres.

Sortie : **D0.**L renvoie la somme de tous les chiffres de la chaîne.

Exemple:



D0 doit renvoyer la valeur 37 (37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3).

Indications:

Réalisez une boucle qui pour chaque caractère de la chaîne :

- → Copie le caractère en cours dans le registre D1.B;
- → Convertit le caractère en une valeur numérique ;
- → Ajoute la valeur numérique du caractère au registre **D0.L**.
- 3. À l'aide des sous-programmes **IsNumber** et **GetSum**, réalisez le sous-programme **CheckSum** qui renvoie la somme des chiffres d'une chaîne de caractères.

Entrée : A0.L pointe sur une chaîne non nulle.

Sortie : Si la chaîne contient uniquement des chiffres : **D0.L** renvoie 0 et **D1.L** renvoie la somme.

Autrement : **D0.L** renvoie 1 et **D1.L** renvoie 0.

Partiel S3 2/8

Opcode	Size	Operand	k Ref										•	m/EAS placemen		Operation	t © 2004-2007 By: Chuck Kelly Description
nhcons	BWL	s,d	XNZVC		_	_		-(An)	(i,An)	u=uestina (i.An.Rn)				(i,PC,Rn)		uper accom	Description
ABCD	В	Dy,Dx	*U*U*	е	AII	(A11)	(All)	(////	(1,5411)	(ichiichii)	-	uua.c	- (1,1 0)	- (1,1 0,1(11)	2711	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADDD	D	-(Ay),-(Ax)	0 0	Е	-	-	-	е	_	-	_	-	_	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s.Dn	****	е	-	-	-			-		_		-	s ⁴	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDQ is used when
ADD	DWL	Dn,d		6	s d ⁴	s d	s d	g S	g S	s d	s d	g	2	2	5	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		-	_	_	_	_	_						_	s + An → An	Add address (.W sign-extended to .L)
DDI ⁴	BWL	#n,d	****	s d	9	2	s d	2	2	2	2	2	2 -	S -	S		
			****	-	-	d	_	d	d	d	d	d			S	#n + d → d #n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S		Add quick immediate (#n range: 1 to 8)
ADDX	RMT	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
ND A	DWI	-(Ay),-(Ax)	++00	-	-	-	-	9	-	-	-	-	-	-	-	-(Ay) + -(Ax) + X → -(Ax)	L . LIND
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S4	s AND Dn → Dn	Logical AND source to destination
upi á	DIA.	Dn,d	++00	9	-	d	d	d	d	d	d	ď	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
NDI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	Ь	d	-	-	S	#n AND d → d	Logical AND immediate to destination
NDI 4	В	#n,CCR		-	-	-	-	-	-	-	-	-	-	-	2	#n AND CCR → CCR	Logical AND immediate to CCR
NDI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ISL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X T	Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Arithmetic shift Dy #n bits L/R (#n:1 to
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only
Bcc	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
	L_		<u></u>	\perp		L_	L_	L_	<u> </u>	<u></u>		L_			L	address → PC	(8 or 16-bit ± offset to address)
3CHG	B L	Dn,d	*	е	-	d	d	d	d	d	Ь	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	д	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
3CLR	B L	Dn,d	*	6,	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d
RA.	BM3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to ad
SET	B L	Dn.d	*	e ¹	-	d	d	d	d	d	ф	d	-	-	-	NOT(bit n of d) → Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
SR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse
TST	B L	Dn,d	*	e ¹	-	d	д	д	В	ф	д	d	Ь	Ь	-	NOT(bit On of d) \rightarrow Z	Set Z with state of specified bit in d
	-	#n,d		ď	-	ď	ď	d	ď	ď	ď	d	ď	ď	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	е	-	S	S	S	S	S	S	S	S	2	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	ď	q	q	d	q	d	-	-	-	0 → d	Clear destination to zero
CMP 4	BWL	s,Dn	_***	e e	s ⁴	S	S	S	S		_	S			s ⁴	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	_	_					S	2		2	2	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	s d	9	2	s d	g d	2	2	2	2	2	2		set CCR with d - #n	
CMPM 4			_***	а	-	d	_		d	d	d	d			2		Compare destination to #n
	BWL	(Ay)+,(Ax)+		-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
NIVO.	***	D	****	_	_											if Dn ⇔ -1 then addr →PC }	(16-bit ± offset to address)
SVIC	W	s,Dn	-***0	9	-	S	2	2	S	S	2	S	S	S	2	±32bit Dn / ±16bit s → ±Dn	Dn= [16-bit remainder, 16-bit quotient]
JIVU	W	s,Dn	-***0	9	-	S	S	S	S	2	S	2	S	2	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
OR ⁴		Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s4	Dn XOR d → d	Logical exclusive OR On to destination
ORI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	Ь	d	-	-	S	#n XDR d → d	Logical exclusive DR #n to destination
ORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		$\#_n$ XDR CCR \rightarrow CCR	Logical exclusive DR #n to CCR
ORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged
XG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
XT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
LLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC→-(SSP); SR→-(SSP)	Generate Illegal Instruction exception
IMP		d		-	-	d	-	-	d	d	д	d	d	d	-	↑d → PC	Jump to effective address of destination
ISR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address of
.EA	1	s,An		-	е	S	-	_	S	S	S	S	S	2	_	↑s → An	Load effective address of s to An
INK	<u> </u>	An,#n		-		8	-		-	a	a	۵.	۵	-	_	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
IINN		AII,#11		-	-	-	-	_	-	-	-	-	-	-	-		
CI.	DWI	D., D.,	***0*	_	\vdash										_	SP + #n → SP	(negative n to allocate space)
SL	DWL	Dx,Dy #= D		9	-	-	-	-	-	-	-	-	-	-		X - 0	Logical shift Dy, Dx bits left/right
.SR	w	#n,Dy		d	-	, i	-		-	-	1	1	-	-	S		Logical shift Dy, #n bits L/R (#n: 1 to 8)
IOUE É	W	d	++^^	-	- Δ	d	d	d	d	d	d	d	-	-	-		Logical shift d I bit left/right (.W only)
ADVE 4	_	s,d	-**00	-	S	9	9	9	В	9	В	9	2	2	s	s → d	Move data from source to destination
IOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	S	S	S	2	s → CCR	Move source to Condition Code Register
IOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	2	S	2	S	s → SR	Move source to Status Register (Privilege
OVE	W	SR,d		d	-	d	d	d	d	d	d	р	-	-	-	SR → d	Move Status Register to destination
10VE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privilege
		An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privilege
	BWL	s,d	XNZVC	-	Α.	74.3	(An)+	-(An)	(i,An)	(i,An,Rn)	-L - W	abs.L	/: DP\	(i,PC,Rn)	44		

Partiel S3 – Annexes 3/8

Opcode	Size	Operand	CCR	E	ffec	tive .	Addres	s s=st	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	b,z	XNZVC	-	_		(An)+	-(An)			abs.W			(i,PC,Rn)			
MOVEA⁴	WL	s,An		S	е	S	S	S	S	2	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	р	-	d	d	р	d	d	-	-	-	Registers → d	Move specified registers to/from memory
.		s,Rn-Rn		-	-	S	2	-	2	2	2	2	2	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	,	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
.		(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-		-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	Ь	р	d	-	-	-	O - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
	BWL	d	****	d	-	d	d	d	d	Ь	d	d	-	-	-	O - d → d	Negate destination (2's complement)
	BWL	d	****	d	-	р	d	d	d	Ь	Р	d		-	-	O - d - X → d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	9	-	S	S	S	S	2	2	S	2	2	s4	s OR On → On	Logical OR
.		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
	BWL	#n,d	-**00	d	-	d	d	d	d	d	р	d	-	-	S	#n OR d \rightarrow d	Logical OR #n to destination
	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-		-	S	$\#_n$ OR CCR \rightarrow CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	2	S	S	2	S	-	$\uparrow_S \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	,	-	-	-	-	C.	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	-	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	<u> </u>	Rotate d 1-bit left/right (.W only)
	BWL	Dx,Dy	***0*	9	-	-	-	,	-	-	-	-	-	-	-	C - X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	Р	d	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
																else O's \rightarrow d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	9	S	S	S	S	S	S	S	S	2	S	s4	$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBQ used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4		s,An		S	9	S	S	S	2	2	2	2	2	S	S	An - s → An	Subtract address (.W sign-extended to .L)
	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP		Dn	-**00	u	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] $\leftarrow \rightarrow$ bits[15:0]	Exchange the 16-bit halves of Dn
	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	PC→-(SSP);SR→-(SSP);	Push PC and SR, PC set by vector table #n
																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV	-			-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$; (SP)+ $\rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)												
CC	Condition	Test	CC	Condition	Test							
T	true	1	VC	overflow clear	!V							
F	false	0	VS	overflow set	V							
ΗI"	higher than	!(C + Z)	PL	plus	!N							
T2n	lower or same	C + Z	MI	minus	N							
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)							
LO", CS"	lower than	C	LT	less than	(N ⊕ V)							
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$							
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$							

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly
 - not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Distributed under the GNU general public use license.

Partiel S3 – Annexes 4/8