Contrôle S3 Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

Exercice 3 (2 points)

Soit les programmes ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
move.l #$76543210,d1
swap d1
rol.l #4,d1
ror.w #4,d1
ror.b #4,d1
```

```
move.l #$76543210,d2
ror.b #4,d2
ror.w #8,d2
ror.l #8,d2
rol.w #4,d2
```

Exercice 4 (3 points)

Répondez aux questions sur le document réponse.

Contrôle S3

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
           move.l #$88442200,d7
           moveq.l #1,d1
next1
            tst.b d7
            bmi
                   next2
            moveq.l #2,d1
           moveq.l #1,d2
next2
            tst.l d7
           bpl
                   next3
           moveq.l #2,d2
next3
            clr.l
           move.l #$87654321,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
            bne
                   loop3
next4
            clr.l
                   d4
            move.w #$ff,d0
            addq.l #1,d4
loop4
            dbra
                   d0,loop4
                                ; DBRA = DBF
           moveq.l #1,d5
cmpi.b #$42,d7
next5
            bgt next6
           moveq.l #2,d5
next6
           moveq.l #1,d6
           cmpi.b #$84,d7
            blt
                   quit
           moveq.l #2,d6
            illegal
quit
```

Contrôle S3 2/6

Opcode	Sizo	Operand	k Ref										•	m/EAS placemen		Operation	t © 2004-2007 By: Chuck Kelly Description
nhcons	BWL	s,d	XNZVC		_	_		-(An)	(i,An)	u=uestina (i.An.Rn)				(i,PC,Rn)		uper accom	Description
ABCD	В	Dy,Dx	*U*U*	е	AII	(A11)	(All)	(AII)	(1,5411)	(ichiichii)	-	uua.c	-	(1,1 0,1(1))	2711	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
иосо	В	-(Ay),-(Ax)	0 0	В	-	-	-	е	_	-	_	-		-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s.Dn	****	е	-	-	-			-		-		-	s ⁴	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDQ is used when
ADD	DWL	Dn,d		6	s d ⁴	s d	s d	g S	g S	s d	s d	g	2	2	5	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		-	_	_	_	_	_			_			_	s + An → An	Add address (.W sign-extended to .L)
DDI ⁴	BWL	#n,d	****	s d	9	2	s d	2	2	2	2	2	S -	S -	S		
			****	-	-	d	_	d	d	d	d	d			S	#n + d → d #n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S		Add quick immediate (#n range: 1 to 8)
ADDX	RMT	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
ND A	DWI	-(Ay),-(Ax)	++00	-	-	-	-	9	-	-	-	-	-	-	-	-(Ay) + -(Ax) + X → -(Ax)	L . LIND
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S4	s AND Dn → Dn	Logical AND source to destination
upi á	DIA.	Dn,d	++00	9	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
NDI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	Ь	d	-	-	S	#n AND d → d	Logical AND immediate to destination
NDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	2	#n AND CCR → CCR	Logical AND immediate to CCR
NDI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ISL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X T	Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Arithmetic shift Dy #n bits L/R (#n:1 to
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only
Bcc	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
	L_		<u></u>	\perp		L_	L_	L_	<u></u>	<u></u>			<u>L_</u>		L	address → PC	(8 or 16-bit ± offset to address)
3CHG	B L	Dn,d	*	е	-	d	d	d	d	d	Ь	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	д	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
3CLR	B L	Dn,d	*	6,	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d
RA.	BM3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to ad
SET	B L	Dn.d	*	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) → Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
SR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse
TST	B L	Dn,d	*	e¹	-	d	д	д	В	ф	д	ф	д	Ь	-	NOT(bit On of d) \rightarrow Z	Set Z with state of specified bit in d
	-	#n,d		ď	_	ď	ď	d	ď	ď	ď	d	ď	ď	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	е	-	S	S	S	S	S	S	S	s	2	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	ď	q	q	d	q	d	-	-	-	0 → d	Clear destination to zero
CMP 4	BWL	s,Dn	_***	e e	s ⁴	S	S	S	S			S			s ⁴	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	_	_					S	2		S	2	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	s d	9	2	s d	g S	2	2	2	2	S	2		set CCR with d - #n	
CMPM 4			_***	а	-	d	_		d	d	d	d			2		Compare destination to #n
	BWL	(Ay)+,(Ax)+		-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
NIVO.	***	D	***	_												if Dn ⇔ -1 then addr →PC }	(16-bit ± offset to address)
SVIC	W	s,Dn	-***0	9	-	S	2	2	S	S	2	2	S	S	2	±32bit Dn / ±16bit s → ±Dn	Dn= [16-bit remainder, 16-bit quotient]
JIVU	W	s,Dn	-***0	9	-	S	S	S	S	2	S	2	S	2	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
OR ⁴		Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s4	Dn XOR d → d	Logical exclusive OR On to destination
ORI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	Ь	d	-	-	S	#n XDR d → d	Logical exclusive DR #n to destination
ORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		$\#_n$ XDR CCR \rightarrow CCR	Logical exclusive DR #n to CCR
ORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged
XG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
XT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
LLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC→-(SSP); SR→-(SSP)	Generate Illegal Instruction exception
IMP		d		-	-	d	-	-	d	d	д	d	d	d	-	↑d → PC	Jump to effective address of destination
ISR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address of
.EA	1	s,An		-	е	S	-	_	S	S	S	S	S	2	_	↑s → An	Load effective address of s to An
INK	<u> </u>	An,#n		-	6	8	-		-	a	a	۵	3	-	_	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
.IININ		AII,#II		-	-	-	-	-	-	-	-	-	-	-	-		
OI.	DWI	D. D.	***0*	-											_	SP + #n → SP	(negative n to allocate space)
SL	DWL	Dx,Dy #= D		9	-	-	-	-	-	-	-	-	-	-		X - 0	Logical shift Dy, Dx bits left/right
.SR	w	#n,Dy		d	-	.1	-	,	-	-	- ار	, ,	-	-	S		Logical shift Dy, #n bits L/R (#n: 1 to 8)
IDVE 4	W	d	_++00	-	- Δ	d	d	d	d	d	d	d	-	-	- A		Logical shift d I bit left/right (.W only)
ADVE 4	_	s,d	-**00	-	S ⁴	9	9	9	В	9	В	9	2	S	s	s → d	Move data from source to destination
IOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	S	S	S	2	s → CCR	Move source to Condition Code Register
OVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privilege
OVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
10VE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privilege
		An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privilege
	BWL	s,d	XNZVC	-	۸.	74.3	(An)+	-(An)	(i,An)	(i,An,Rn)	alaa W	abs.L	/: DP\	(i,PC,Rn)	44		

Contrôle S3 – Annexes 3/6

Opcode	Size	Operand	CCR	1	Effec	ctive	Addres	S S=SI	ource.	d=destina	tion. e:	=eithe	r. i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	(i,An)		abs.W	abs.L	(i,PC)		#n		, , , , , , , , , , , , , , , , , , , ,
MOVEA4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	р	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	2	S	S	S	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	Д	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ4	L	#n,Dn	-**00	d	-	-	-	-	ı	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	Z	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	Ь	d	d	d	-	-	-	$D - q^0 - \chi \rightarrow q$	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	Ь	d	d	d	-	-	-	O - q → q	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	O - q - X → q	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	$NDT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	9	-	S	S	2	S	S	S	S	S	S	s*	s OR On \rightarrow On	Logical OR
		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(DRI is used when source is #n)
ORI 4	_	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n OR d → d	Logical OR #n to destination
ORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	S	S	S	-	$\uparrow_S \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	-	-	-	-	-	C -	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	- 1	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
DOW	W	d	****	-	-	d	d	d	d	d	d	d	-	-	-	-	Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	C T	Rotate Dy, Dx bits L/R, X used then updated
ROXR	w	#n,Dy		d	-	-	-		-	-	-	-	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
DTC	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE RTR				-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$ $(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTS				-	-	-	-			-	-			-	-	(SP)+ → PC	Return from subroutine and restore CCR
SBCD	п	D., D.,	*U*U*	-	-	-	-	-	-	-	-	-	-	-	-		Return from subroutine Subtract BCD source and eXtend bit from
2BPD	В	Dy,Dx	.0.0.	9	-	-	-	-		-			-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$ $(Ax) \qquad (Ax) \qquad (Ax)$	destination, BCD result
Scc	В	-(Ay),-(Ax) d		d	-	- d	d	e d	- d	d d	- d	- d	-	-	-	$-(Ax)_{10}$ - $-(Ay)_{10}$ - $X \rightarrow -(Ax)_{10}$ If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
200	В	۵		а	-	0	a	а	a	a	a	0	-	-	-	else D's \rightarrow d	else d.B = 00000000
STOP		#n		-	\vdash	-	-	-	-	-	-	-	-	-	_	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	-	-										s ⁴	#n → 3K; 31UP	Subtract binary (SUBI or SUBQ used when
20B .	DWL	Dn,d		9	s d ⁴	g d	g S	s d	s d	s d	s d	g	2 -	2 -	2	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	u e	_	S	u S	S		S	S				An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n.d	****	q	В	g	q	q	q	g d	q	q	2 -	- 2	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	_	u	Ш	- U	u	u	u	u	u	-	-	- 8	Dx - Dy - X → Dx	Subtract source and extend bit from
PUDV	DWL	-(Ay),-(Ax)		9	_	_		9		_	_	-	_	_	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W		-**00	-	-	-	-	Е	_	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	
TAS	B	Dn d	-**00		-	d	d	d	d	d	d	d	-	-	<u> </u>	test d→CCR; 1 →bit7 of d	Exchange the 16-bit halves of Dn N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		u	_	u	u	u	u	u	u	u		_	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
IKAF		#11		-	-	_	-	-	-	-	_	-	-	-	2	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	_	-	-	-	-	-	-	_	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	Ч	-**00		-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	UNL	An		u -	d	- u	- u	- u	- u	- u	- u	- u	-	-	-	$An \rightarrow SP$; $(SP)+ \rightarrow An$	Remove local workspace from stack
UNLK	BWL		XNZVC			l		-(An)	(i,An)		abs.W			(i,PC,Rn)	ı	WII -> 9L! (9L)+ -> WII	Keniuve lucai wurkspace iruni stack
	OWL	2,U		DII	MII	(MII/	(HII)*	-(AII)	(IIAII)	(ILMILINII)	aus.11	ang.r	(1,1'6)	(II/I,U I,I/I)	27'11		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test				
T	true	1	VC	overflow clear	!V				
F	false	0	VS	overflow set	٧				
ΗI"	higher than	!(C + Z)	PL	plus	!N				
T2n	lower or same	C + Z	MI	minus	N				
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CS"	lower than	C	LT	less than	(N ⊕ V)				
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$				
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Assembler calculates offset
- Long only; all others are byte only
- * set according to operation's result, = set directly

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

- not affected, O cleared, 1 set, U undefined

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Contrôle S3 – Annexes 4/6

Nom:	
------	--

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.L #\$5010,-(A2)		
MOVE.L \$5010,-4(A2)		
MOVE.W \$5010,-(A2)		
MOVE.B 7(A1),16(A2,D2.L)		
MOVE.L -6(A1),-1(A0,D0.W)		

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	C
\$FF + \$FF	8					
\$FF + \$FF	16					
\$FFFF + \$FFFF	16					
\$87654321 + \$80000000	32					

Exercice 3

	ès exécution du programme. n hexadécimale sur 32 bits.
D1 = \$	D2 = \$

Exercice 4

Question	Réponse (Oui / Non)
L'instruction RTS utilise-t-elle toujours la pile ?	
L'instruction BRA utilise-t-elle toujours la pile ?	
L'instruction BSR utilise-t-elle toujours la pile ?	
L'instruction JSR utilise-t-elle toujours la pile ?	
L'instruction JMP utilise-t-elle toujours la pile ?	
L'instruction MOVEM utilise-t-elle toujours la pile ?	

Exercice 5

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.								
D1 = \$	D3 = \$	D5 = \$						
D2 = \$	D4 = \$	D6 = \$						