Contrôle S3 – Corrigé Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

Exercice 3 (2 points)

Soit les programmes ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
move.l #$76543210,d1
ror.l #8,d1
ror.b #4,d1
swap d1
ror.b #4,d1
```

```
move.l #$76543210,d2
ror.b #4,d2
ror.w #8,d2
ror.b #4,d2
ror.w #8,d2
```

Exercice 4 (3 points)

Répondez aux questions sur le document réponse.

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
           move.l #$158f,d7
next1
           moveq.l #1,d1
           tst.b d7
           bpl
                  next2
           moveq.l #2,d1
           moveq.l #1,d2
next2
           tst.l d7
           bmi
                  next3
           moveq.l #2,d2
next3
           clr.l
           move.l #$87654321,d0
loop3
           addq.l #1,d3
           subq.w #1,d0
           bne
                   loop3
next4
           clr.l
                   d4
           move.w #$aa,d0
           addq.l #1,d4
loop4
           dbra
                   d0,loop4
                               ; DBRA = DBF
next5
           moveq.l #1,d5
           cmp.b #$42,d7
                  next6
           bgt
           moveq.l #2,d5
           moveq.l #1,d6
next6
           cmp.b #$42,d7
           bls
                   quit
           moveq.l #2,d6
           illegal
quit
```

EAS	y68	K Quic	k Ref	fei	rer	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.сс	m/EAS	y68	BK.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	2=2 28	ource,	d=destina	ation, e	=eithe	r, i=dis	placemen	t	Operation	Description
•	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	·	
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
	_	-(Ay),-(Ax)		-	-	-	_	е	_	-	_	_	_	-	_	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination. BCD result
ADD ⁴	RWI	s,Dn	****	е	s	S	S	S	S	S	S	s	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
NDD		Dn,d		е	d ⁴	ď	ď	ď	ď	ď	ď	d	-	-	_	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	9	S	S	S	S	S	S	S	s	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	ď	d	ď	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	ď	d	d	d	-	-		#n+d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dy,Dx	****	-	u	- u	- u	- u	- u	- u	- u	- u	-	-	2	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
AUUX	BWL			9	-	-	-		-	-	-	_	_		-		Add source and extend bit to destination
A ND 4	DWI	-(Ay),-(Ax)	-**00	-	-	-		9	-	-					- 4	-(Ay) + -(Ax) + X → -(Ax)	Lasia d'AND
AND 4	BMT	s,Dn Dn.d	00	9	-	S	S	S	S	S	S	2	S	S	Sª	s AND Dn → Dn	Logical AND source to destination (ANDI is used when source is #n)
A NIDIL Á	DWI		-**00	9	-	d	d	d	d	d	d	d			-	Dn AND d → d	
ANDI 4	BWL	#n,d		d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																$address \rightarrow PC$	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	s	0 → bit number of d	clear the bit in d
BRA	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*	e¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
0021		#n,d		ď	_	ď	ď	ď	ď	d	ď	d	_	_	S	1 → bit n of d	set the bit in d
BSR	BW3	address ²		-	+	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn.d	*_	e¹		d	d	ф	d	d	ф	d	d	Ь		NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
ונום	B L	#n,d		d ¹	-	d	d	d	ď	d	d	d	d	ď	_	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CUV	W		-*UUU	-	-	_	_					_					
CHK		s,Dn	-0100	-	-	2	2	S	S	2	S	2	2	S	-	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
CLR	BWL	d	-0100	d	- A	d	d	d	d	d	d	d	-	-	-	□ → d	Clear destination to zero
CMP 4	BWL	s,Dn		9	S4	S	S	S	S	S	S	S	S	S	S	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	9	S	S	S	S	2	S	2	S	S	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S		Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	-***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
																if Dn \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	9	-	S	S	S	S	2	S	2	2	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	е	-	S	S	S	S	2	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4	BWL	Dn,d	-**00	е	-	d	d	d	d	d	d	d	-	-	s4	Dn XDR d → d	Logical exclusive DR Dn to destination
EORI 4		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	W	#n,SR	=====	-	-	-	-	-	_	_	-	_	-	_	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	"	Rx,Ry		9	9	-	-		-	-	-	-	-	-	-	register ← → register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	ď	-	-	-	-	-	-	-	-	-	-		Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL	WL	UII		u	Ε.	-	-	-	-	-	-	-	-	-	<u> </u>	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	
		1		-	-	-		-	-						-		Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	^d → PC	Jump to effective address of destination
JSR	<u>.</u>	d .		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	2	2	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X To the contract of the contr	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	ď		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d I bit left/right (.W only)
MOVE 4	BWL	b,z	-**00	9	s ⁴	е	е	е	е	е	е	е	S	s	s ⁴	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	S	s	S	S	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE	W	SR,d		q	+-	d d	d d	d d	d	d d	d d	q	- 8	-	- 8	SR → q	Move Status Register to destination
MOVE	11	USP,An		-	1	u		u	_		_	-		-	Ë		
MUYE				1	d	-	-	-	-	-	-	-	-	_	-	USP → An	Move User Stack Pointer to An (Privileged)
	Division	An,USP	WATER	-	2	- /4 -	-	- /1 -	7. 1. 1			, .	/- DO:	/: BB C :	-	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Un	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Opcode	Size	Operand	CCR	1	Effec	ctive	Addres	S S=SI	ource.	d=destina	tion. e:	=eithe	r. i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	(i,An)		abs.W	abs.L	(i,PC)		#n		,
MOVEA4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	ф	d	р	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	2	S	S	S	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	Д	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ4	L	#n,Dn	-**00	d	-	-	-	-	1	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	Z	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	Ь	d	d	d	-	-	-	$D - q^0 - \chi \rightarrow q$	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	Ь	d	d	d	-	-	-	O - q → q	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	O - q - X → q	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	$NDT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	9	-	S	S	2	S	S	S	S	S	S	s*	s OR On \rightarrow On	Logical OR
		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(DRI is used when source is #n)
ORI 4	_	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n OR d → d	Logical OR #n to destination
ORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	S	S	S	S	-	$\uparrow_S \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	-	-	-	-	-	C -	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	- 1	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
DOW	W	d	****	-	-	d	d	d	d	d	d	d	-	-	-	-	Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	C T	Rotate Dy, Dx bits L/R, X used then updated
ROXR	w	#n,Dy		d	-	-			-	-	-	-	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
DTC	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE RTR				-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$ $(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTS				-	-	-	-			-	-			-	-	(SP)+ → PC	Return from subroutine and restore CCR
SBCD	п	D., D.,	*U*U*	-	-	-	-	-	-	-	-	-	-	-	-		Return from subroutine Subtract BCD source and eXtend bit from
2BPD	В	Dy,Dx	.0.0.	9	-	-	-	-		-			-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$ $(Ax) \qquad (Ax) \qquad (Ax)$	destination, BCD result
Scc	В	-(Ay),-(Ax) d		d	-	- d	d	e d	- d	d d	- d	- d	-	-	-	$-(Ax)_{10}$ - $-(Ay)_{10}$ - $X \rightarrow -(Ax)_{10}$ If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
200	В	۵		а	-	0	a	а	a	a	a	0	-	-	-	else D's \rightarrow d	else d.B = 00000000
STOP		#n		-	\vdash	-	-	-	-	-	-	-	-	-	_	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	-	-										s ⁴	#n → 2K; 21UP	Subtract binary (SUBI or SUBQ used when
20B .	DWL	Dn,d		9	s d ⁴	g d	g S	s d	s d	s d	s d	g	2 -	2 -	2	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	u e	_	S	u S	S		S	S				An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n.d	****	q	В	g	q	q	q	g d	q	q	2 -	- 2	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	_	u	Ш	- u	u	u	u	u	u	-	-	- 8	Dx - Dy - X → Dx	Subtract source and extend bit from
PUDV	DWL	-(Ay),-(Ax)		9	_	_		9		_	_	-	_	_	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W		-**00	-	-	-	-	Е	_	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	
TAS	B	Dn d	-**00		-	d	d	d	d	d	d	d	-	-	<u> </u>	test d→CCR; 1 →bit7 of d	Exchange the 16-bit halves of Dn N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		u	_	u	u	u	u	u	u	u		_	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
IKAF		#11		-	-	_	-	-	-	-	_	-	-	-	2	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	_	-	-	-	-	-	-	_	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	Ч	-**00		-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	UNL	An		u -	d	- u	- u	- u	- u	- u	- u	- u	-	-	-	$An \rightarrow SP$; $(SP)+ \rightarrow An$	Remove local workspace from stack
UNLK	BWL		XNZVC			l		-(An)	(i,An)		abs.W			(i,PC,Rn)	ı	WII -> 9L! (9L)+ -> WII	Keniuve lucai wurkspace iruni stack
	OWL	2,U		DII	MII	(MII/	(HII)*	-(AII)	(IIAII)	(ILMILINII)	aus.11	ang.r	(1,1'6)	(II/I,U I,I/I)	27'11		

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS.	overflow set	٧			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	С	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly
 - not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Distributed under the GNU general public use license.

Nom:	Prénom :	Classe:	
------	----------	---------	--

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre	
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C	
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement	
MOVE.W #\$500A,-(A1)	\$005000 54 AF 18 B9 E7 21 50 0A	A1 = \$00005006	
MOVE.W \$500A,-2(A1)	\$005000 54 AF 18 B9 E7 21 11 C8	Aucun changement	
MOVE.L \$500A,-(A1)	\$005000 54 AF 18 B9 11 C8 D4 36	A1 = \$00005004	
MOVE.B 5(A1),3(A2,D2.L)	\$005000 54 AF 18 36 E7 21 48 C0	Aucun changement	
MOVE.L -4(A1),-16(A2,D0.W)	\$005010 E7 21 48 C0 42 1A 2D 49	Aucun changement	

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	C
\$5A + \$35	8	\$8F	1	0	1	0
\$5A + \$35	16	\$008F	0	0	0	0
\$7F8C + \$FFFF	16	\$7F8B	0	0	0	1
\$FFFFFF0 + \$00000010	32	\$0000000	0	1	0	1

Exercice 3

1	ès exécution du programme. n hexadécimale sur 32 bits.
D1 = \$54231067	D2 = \$76542301

Exercice 4

Question	Réponse
Combien de registres de donnée possède le 68000 ?	8 (D0, D1, D2, D3, D4, D5, D6, D7)
Combien de registres d'adresse possède le 68000 ?	8 (A0, A1, A2, A3, A4, A5, A6, A7)
Combien de compteurs programme possède le 68000 ?	1 (PC)
Combien de pointeurs de pile possède le 68000 ?	2 (SSP, USP)
Combien de registres d'état possède le 68000 ?	1 (SR)
Combien de modes de fonctionnement possède le 68000 ?	2 (superviseur et utilisateur)

Exercice 5

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.									
D1 = \$00000002	D3 = \$00004321	D5 = \$00000002							
D2 = \$00000002	D4 = \$000000AB	D6 = \$00000002							