Rattrapage S3 – Corrigé Architecture des ordinateurs

Durée: 45 min

Répondre exclusivement sur le document réponse.

Exercice 1 (3 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Exercice 2 (2 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

Exercice 3 (3 points)

Soit le programme ci-dessous :

```
Main
            move.l #$00BB00BB,d7
            moveq.l #1,d1
next1
                   d7
            tst.b
                    next2
            bmi
            moveq.l #2,d1
next2
            clr.l
                    d2
            move.l #$FFFFFFF,d0
loop2
            addq.l #1,d2
            subq.b #1,d0
                    loop2
            bne
next3
            clr.l
                    d3
                    #$9999,d0
            move.w
loop3
            addq.l #1,d3
                                  ; DBRA = DBF
                    d0,loop3
            dbra
            illegal
quit
```

Complétez le tableau présent sur le <u>document réponse</u>.

Exercice 4 (2 points)

Réalisez le sous-programme **IsCharError** qui détermine si une chaîne non nulle ne contient que des chiffres. Une chaîne de caractères se termine par un caractère nul. À l'exception des registres de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de ce sous-programme.

<u>Entrée</u> : **A0.L** pointe sur le premier caractère d'une chaîne non nulle (c'est-à-dire qui contient au moins un caractère différent du caractère nul).

Sortie : **D0.L** renvoie *true* (1) si la chaîne contient au moins un caractère qui n'est pas un chiffre.

D0.L renvoie *false* (0) si la chaîne ne contient que des chiffres.

Indications:

- Si au moins un caractère est inférieur au caractère '0', il faut renvoyer true (**D0.L** = 1).
- Si au moins un caractère est supérieur au caractère '9', il faut renvoyer true (**D0.L** = 1).

EAS	y68	K Quic	k Ref	fer	er	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.сс	m/EAS	y68	BK.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode			CCR							<u> </u>			•	placemen	-	Operation	Description
•	BWL	s,d	XNZVC	_		(An)		-(An)						(i,PC,Rn)		'	·
ABCD	В	Dy,Dx -(Ay),-(Ax)	*U*U*	6	-	-	-	- e	-	-	-	-	-	-	-	$\begin{array}{c} Dy_{10} + Dx_{10} + X \rightarrow Dx_{10} \\ -(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10} \end{array}$	Add BCD source and eXtend bit to destination. BCD result
ADD ⁴	BWL	s,Dn	****	9	S	S	S	S	S	S	S	S	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	В	S	S	S	2	S	S	2	2	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI ⁴	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ ⁴	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx -(Ay),-(Ax)	****	9	-	-	-	- e	-	-	-	-	-	-	-	$\begin{array}{c} Dy + Dx + X \rightarrow Dx \\ -(Ay) + -(Ax) + X \rightarrow -(Ax) \end{array}$	Add source and eXtend bit to destination
AND 4	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-	Х	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	_	_	_	-	_	_	_	_	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8
	w	d		-	_	Ь	d	d	d	Ь	Ь	d	_	_	-	X X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
000	"	addi caa														address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	e¹	-	d	d	d	В	д	d	d	-	-	_	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
00110	.	#n.d		ď	_	ď	ď	ď	ď	ď	ď	d	_	_	S	NOT(bit n of d) → bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e	-	d	d	d	ď	d	ď	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
DULIN	.	#n,d		ď	-	ď	ď	ď	ď	ď	ď	ď	-	-	s	0 → bit number of d	clear the bit in d
BRA	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	Ь	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		d^1	-	d	d	d	d	d	d	d	d	d	s	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	е	-	S	S	S	S	S	S	S	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	ď	d	ď	d	-	-	-	D → d	Clear destination to zero
CMP 4	BWL	s,Dn	_***	е	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	6	S	S	S	8	S	S	S	S	S	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	d	-	d	d	d	ď	d	ď	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
DIVE	w	- D	-***0	-		_	_	_	_		_	_	_	_	_	if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	9	-	2	2	S	S	2	2	2	2	2	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-	9	-	2	2	S	S	S	S	2	2	S	2	32bit Dn / 16bit s → Dn	On= (16-bit remainder, 16-bit quotient)
EOR 4		Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	-		Logical exclusive OR On to destination
EORI 4	_	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XOR d → d	Logical exclusive OR #n to destination
EORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR CCR → CCR	Logical exclusive OR #n to CCR
EORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC→-(SSP); SR→-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	Д	-	$PC \rightarrow -(SP); \Upsilon d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$ $SP + \#n \rightarrow SP$	Create local workspace on stack (negative n to allocate space)
LSL	RWI	Dx,Dy	***0*	9	\vdash		-	_	_	-	-	_	_	 	\vdash		Logical shift Dy, Dx bits left/right
LSR	DWL	#n,Dy		q	-	-	-	-	_			_	_	-	_	ĭ.★	
Lak	w	d #n,uy		u	-	d	d	d	d	d	d d	d	_	-	S	□ → C	Logical shift Dy, #n bits L/R (#n: 1 to 8) Logical shift d 1 bit left/right (.W only)
MUNE 4	BWL		-**00	-	-4	_	_		_		_	-			4		
MOVE 4			=====	9	S ⁴	6	9	9	9	В	е	В	S	2	s	s → d	Move data from source to destination
MOVE	W	s,CCR		S	-	S	2	S	S	2	S	2	S	2	S	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	2	S	S	S	S	S	2	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE	W	SR.d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
	muz-	An,USP	1/1.	-	S	-	-	-	-	-	-	, .		- /- PB C :	-	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Opcode	Size	Operand	CCR	E	ffec	tive .	Addres	s s=st	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	b,z	XNZVC	-	_		(An)+	-(An)			abs.W			(i,PC,Rn)			
MOVEA⁴	WL	s,An		S	е	S	S	S	S	2	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	р	-	d	d	р	d	d	-	-	-	Registers → d	Move specified registers to/from memory
.		s,Rn-Rn		-	-	S	2	-	2	2	2	2	2	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	,	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
.		(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	Ь	р	d	-	-	-	O - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
	BWL	d	****	d	-	d	d	d	d	Ь	d	d	-	-	-	O - d → d	Negate destination (2's complement)
	BWL	d	****	d	-	р	d	d	d	Ь	Р	d	-	-	-	O - d - X → d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
	BWL	d	-**00	d	-	d	d	d	d	d	d	d		-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	9	-	S	S	S	S	2	2	S	2	2	s4	s OR On → On	Logical OR
.		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
	BWL	#n,d	-**00	d	-	d	d	d	d	d	р	d	-	-	S	#n OR d \rightarrow d	Logical OR #n to destination
	В	#n,CCR	=====	-	-	-	-	-	-	-	,	-		-	S	$\#_n$ OR CCR \rightarrow CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	2	S	S	2	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	,	-	-	-	-	C.	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	-	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	<u> </u>	Rotate d 1-bit left/right (.W only)
	BWL	Dx,Dy	***0*	9	-	-	-	,	-	-	-	-		-	-	C - X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	Р	d	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	9	S	S	S	S	S	S	S	S	2	S	s4	$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBQ used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4		s,An		S	9	S	S	S	2	2	2	2	2	S	S	An - s → An	Subtract address (.W sign-extended to .L)
	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$ Subtract source and eXtend bit from	
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP		Dn	-**00	u	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0] Exchange the 16-bit halves of Dn	
	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	PC→-(SSP);SR→-(SSP);	Push PC and SR, PC set by vector table #n
WD 4 C					Ш											(vector table entry) → PC	(#n range: 0 to 15)
TRAPV	-			-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$; (SP)+ $\rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)							
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only Assembler calculates offset
- SR Status Register (16-bit) CCR Condition Code Register (lower 8-bits of SR)

PC Program Counter (24-bit)

SSP Supervisor Stack Pointer (32-bit) USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

- N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly
- not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

No	n : Prénom :	Classe:	

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.W #\$5000,-(A1)	\$005000 54 AF 18 B9 E7 21 50 00	A1 = \$00005006
MOVE.W \$5000,-1(A1,D0.W)	\$005000 54 AF 18 B9 E7 21 54 AF	Aucun changement
MOVE.W \$5000(PC),-2(A1)	\$005000 54 AF 18 B9 E7 21 54 AF	Aucun changement

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	C
\$E2 + \$A8	8	\$8A	1	0	0	1
\$8000 + \$8000	16	\$0000	0	1	1	1

Exercice 3

	des registres après exécution du prola représentation hexadécimale s	<u>-</u>
D1 = \$0000001	D2 = \$000000FF	D3 = \$0000999A

Exercice 4

```
IsCharError
               move.l a0,-(a7)
               move.b (a0)+,d0
\loop
               beq
                       \false
               cmpi.b #'0',d0
               blo
                       \true
               cmpi.b #'9',d0
                       \loop
               moveq.l #1,d0
\true
                       \quit
               bra
\false
               moveq.l #0,d0
\quit
               move.l (a7)+,a0
               rts
```