Contrôle S3 Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le PC) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales: D0 = \$FFFF0010 A0 = \$00005000 PC = \$00006000

D1 = \$10000002 A1 = \$00005008 D2 = \$FFFFFFF A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

Exercice 3 (2 points)

Soit les programmes ci-dessous. Complétez le tableau présent sur le document réponse.

```
move.l #$76543210,d1
ror.l #8,d1
ror.b #4,d1
swap d1
ror.b #4,d1
```

```
move.l #$76543210,d2
ror.b #4,d2
ror.w #8,d2
ror.b #4,d2
ror.w #8,d2
```

Exercice 4 (3 points)

Répondez aux questions sur le document réponse.

Contrôle S3

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le document réponse.

```
Main
            move.l #$158f,d7
next1
            moveq.l #1,d1
            tst.b
                   d7
            bpl
                    next2
            moveq.l #2,d1
next2
            moveq.l #1,d2
            tst.l
                   d7
                    next3
            bmi
            moveq.l #2,d2
next3
            clr.l
            move.l #$87654321,d0
            addq.l #1,d3
loop3
            subq.w #1,d0
            bne
                    loop3
next4
            clr.l
                    d4
                    #$aa,d0
            move.w
loop4
            addq.l
                    #1,d4
                    d0,loop4
                                  ; DBRA = DBF
            dbra
next5
            moveq.l #1,d5
            cmp.b
                    #$42,d7
            bat
                    next6
            moveq.l #2,d5
next6
            moveq.l #1,d6
                    #$42,d7
            cmp.b
            bls
                    quit
            moveq.l #2,d6
            illegal
quit
```

Contrôle S3

EAS)	EASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode		Operand	CCR	1	ffec	ative :								placement		Operation	Description
	BWL	b.2	XNZVC	Dn	Àn	(An)	(An)+	-(An)	(i,An)	(iAn,Rn)	abs.Y	abs.L	(i.PC)	(i.PC.Rn)	#n		
ABCO	В	Dy,Dx	*U*U*	е	-	-	-	-	•	-	-	-	-	-	-	Dyn + Dxn + X → Dxn	Add BCD source and extend bit to
		-(Ay),-(Ax)		-	-	-	-	e	•	-	-	-	-	-	-	$-(Ay)_{ij} + -(Ax)_{xi} + X \rightarrow -(Ax)_{ij}$	destination, BCO result
ADD 1	BWL	s.O n	****	e	s	s	8	2	8	8	S	2	2	a	s ⁵	s + On → On	Add binary (ADDI or ADDO is used when
		Dn.d		e	ď	В	đ	đ	ď	ď	đ	d	-	-	-	On + d → d	source is #n. Prevent ADDO with #n.L)
ADDA 4	WL	s,An		2	8	2	5	S	S	s	S	\$	2	5	2	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL		****	ď	-	T T	d	d	d	d	4	d	-	-		#n+d → d	Add immediate to destination
	BWL		****	ď	d	d	d	d	d	d	Ъ	ď	-			#n + d → d	Add quick immediate (#n range: I to 8)
ADDX		Dy,Ox	****	8	-	-	<u> </u>	÷	÷	-	-	-		_			Add source and extend bit to destination
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	un L	-(Ay),-(Ax)		-	_		-	2	_	_	_	_			.	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	and admine blin exemplate to describition
AND ^a	BWL		-**00	E	H	s	3	5	s	8	s	s	s	2	Z _t	s ANO Dn → Dn	Logical AND source to destination
שווא	LINE	On,d		į.	١. ا	4	ď	ď	ď	ď	4	9	•	-	<u> </u>	On AND d → d	(AND) is used when source is #n)
ANDI 4	BWL	#n.d	-**00	ե	-	d	ا	-	ď	d	4	d	_			#n AND d → d	Logical AND immediate to destination
ANDI 4	B	#n.CER	man et an in	U	H	u	-		-		<u> </u>	<u> </u>	-			#n AND CCR → CCR	Logical AND immediate to GCR
ANDI 4	W	#n,SR	aumum	<u> </u>	-	 -	-		-							#n ANO SR → SR	
			****	-	-	-	<u> </u>	-		٠	-	-			-		Logical AND immediate to SR (Privileged)
YZF	BWL	Ox.Dy	11111	6	-	<i>-</i>	-	-	-	•	•	_	-	-	•	X - 0	Arithmetic shift Dy by Dx bits left/right
ASR	421	#n.Dy		đ	•	;	-	-		-	-	-	-	-	2	F C X	Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d		•	<u> • </u>	<u>d</u>	đ	ď	ď	ď	4	d	-	•	·		Arithmetic shift ds (bit left/right (.W only)
8cc	BM ₃	addressé		-	-	-	-		-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
D 041-			ļ <u>.</u>	L.	Ш	ļ.,	ļ		<u> </u>	<u> </u>	L				Ш	address → PC	(8 or 16-bit ± offset to eddress)
BCHG	8 L	Dn.d		8	-	d	ď	ď	ď	j d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	ď	đ	đ	d	đ	d	d	-	-	2	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	BL	On.d		Ė	-	ď	d	В	р	d	d	d	-	-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	l q	ď	ď	d	d	р	d	-	-	2	D → bit number of d	clear the bit in d
BRA	BW3	address ²		-	,	-	-	•	٠	-	-	•	•	-	-	oddress → PC	Branch elways (8 or 16-bit ± offset to eddr
BSET	BL	Dn.d	+	E,	-	d	d	d	d	d	d	8	•	-	-	NOT(bit n of d) → Z	Set Z with state of specified bit in d then
		#n,d		q,	-	ď	d	ď	ď	ď	В	d	-	-		l → bit n of d	set the bit in d
BSR	BM ₃	address?		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BIST	ВІ	On,d	*	e	-	d	d	8	d	d	1	d	4	ď	-	NOT(bit On of d) → Z	Set Z with state of specified bit in d
		#n.d	İ	ال	_	lä	ď	ď	ď	d	4	ā	ď	4	s	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s.On	*000	E	<u> </u>	5	S	5	5	3	s	s	ż	5	ŝ	if On<0 or Dn>s then TRAP	Compare On with B and upper bound (s)
GLR			-0100	q	╌	7	d	ď	d	<u>d</u>	4	d			l.	D → d	Clear destination to zero
CMP 4	BWL			E	s [‡]	2	Š	s	S		3	2	s		ı	set CCR with Dn - s	Compare On to source
CMPA 4	_	s,An	***	_	-	_						_		Š	_	set CCR with An - s	
			_***	2	B	2	S	S	2	Š	2	2	2	2	2		Compare An to source
CMb14		#n,d	****	d	ŀ	-	đ	d -	d	<u>d</u>	<u>d</u>	d	-	-	_	set CCR with d - #n	Compare destination to #n
CMPM 4				-	ļ-	<u> </u>	e			-	-	-	-	•	Ŀ	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
OBec	₩	On,addres ²		-	-	-	-	-	-	-	-	-	-	-	١.	if co false then { On-1 → On	Test condition, decrement and branch
				_	\vdash						ļ				_	if Dn ↔ -1 then addr → PC }	
SYIO	W	s.On	-***0	E	تــا	2	2	5	S	S	5	2	s	5	↽	±32bit Dn / ±16bit s → ±0n	Dn= [16-bit remainder, 16-bit quotient]
DIVU	W	s,On	***0	8	-	3	S	5	S	s	8	8	\$	S	s	32bit Dn / 16bit s → On	On= (16-bit remainder, 16-bit quotient)
EOR *		On,d	~**00	E	-	<u>d</u>	ď	ď	ď	d	ď	d	-	<u> </u>	s*	On XOR d → d	Logical exclusive OR On to destination
EDRI*	BW£	#n,d	-**00	ď	-	ď	d	d	d	l d	ď	d	-	-	2	#n XDR d → d	Logical exclusive OR #n to destination
EDRI*	8	#n,CCR	Hunna	-	-	-	-	ļ -	-	-	-	-	-	-	5	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EDRI*	W	#n.SR	Bunne	-	[-	-	-	-	-	-	-	-	-	-	s	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG		Rx,Ry	~~~~	B	B	-	-	•	-	-	-	l -	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL		**OD	đ	-	-	-	-	-	-	-	-	-	-	-		Sign extend (change .8 to .W or .W to .L)
ILLEGAL				<u> </u>	 -	-	-	-	-	-	-	 -	-	-	-	PC→-(SSP); SR→-(SSP)	Generate Megal Instruction exception
JWb	i –	d		١.	١-	В	Η-	 - -	ď	d	1	d	d	ď	١.	Td → PC	Jump to effective address of destination
128	-	d		+	+-	d	+-	-	ä	d	1 1	ď	đ	4	 	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d
LEA				ř	ŀΞ	-	+ <u>-</u>	H			 		\		-		
	L	s.An		ŀ	E	5	ļ <u>-</u>		S	2	2	S	S	2	Ŀ	Ts → An	Load effective address of s to An
LINK		Ån,#n		*	-	-	-	٠.	-	-	-	-	-	-	١.	$An \rightarrow -(SP)$; $SP \rightarrow An$;	Create local workspace on stack
<u> </u>	Direct	D 0	****	\vdash	┡	├	1	 	 —		<u> </u>	1	ļ		_	SP + #n → SP	(negative n to allocate space)
LSL	RAF	Ox,Dy	***0*	E	1	•	-	-	-	-	-	١٠	-	-	-	X - 1	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		ď	1 -	•	-	-	-	-	•	:	-	-	2	ХХ	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		1-	1-	d	ď	ď	đ	ď	q	d	-	-	-		Logical shift d l bit left/right (.W only)
MOYE *	BWL	s,d	~**00	e	s	B	8	E	8	8	e	e	5	8	S		Move data from source to destination
MELL	W	s,CCR	****	s	-	s	s	5	S	5	5	s	S	5		s -> CCR	Move source to Condition Code Register
MOYE			#Ense	8	1-	s	2	5	5	S	8	5	Š	s	Ś	s → SR	Move source to Status Register (Privileged)
	W	5,510								<u> </u>							
MOYE		s,SR SR.d		-	†-	_	rf	ď	l d	Ч	ų	4	1 -	-	Ι-	h 🖛 92	Mayo Status Register to destination
MOYE MOYE MOYE	W	SR.d		d	- rl	d	d	di -	d	d	ď	d	Ļ	-	-	SR → d	Move Status Register to destination
MOYE		SR.d USP,An		-	- d	_	- -	di -	- d	- -	ď	_d 	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
MOYE Moye Moye	W	SR.d USP,An An,USP		d - -	d s	- -	-		-		-	-	-	ļ	-	nA ← 92U An → 92U ← nA	

Opcode	Size	Operand	CCR	E	ffec	tive /	lddras	2 2=21	SUFCE, (d=destina	tion, e:	eithe	r. i=dis	placement	<u> </u>	Operation	Description
	BWL	8.0	XNZVC	On			(An)+	-(An)	(i,An)	(i.An.Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
MOYEA*	WL	s,Ån		2	е	S	s	s	S	2	S	2	2	s	\$	s → An	Maye source to An (MOVE s.An use MOVEA)
MOVEM	WL	Rn-Rn.d		•	-	д	•	ď	d	d	В	ď		-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	\$	2	-	8	S	S	s	2	\$	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	On,(i,An)		S	-	,	-	•	р		-	-		-		Dn → (i,An)(i+2,An)(i+4,A	Move Dn to/from alternate memory bytes
		(i,An),On		đ	-	-	-	-	8		-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
WDAEO ₄		#n,Dn	-**00	р.	Ŀ	-	-	-	-	-	-	-	-	-		#n → Dn	Move sign extended 8-bit #n to On
MULS	W	s,0n	-**00	e	_	\$	S	\$	8	5	S	8	\$	S		±16bit s * ±16bit On → ±On_	Multiply signed 16-bit; result: signed 32-bit
MULU	¥	s,Dn	**00	E	١	Š	S	5	S	5	s	S	S			l&bit s * l&bit On → On	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCO	В	d	*U*U*	ď	Ŀ	d	d	đ	4	d	d	d	-	-		O-do-X→d	Negate BCO with eXtand, BCO result
NEG	BWL		****	ď	ᆜ	d	P.	ď	d	d	ď	d	-		-	[] - q → q	Negate destination (2's complement)
NEGX	BWL	d	****	۵.		d :	9	۵.	а	ď	d	d	•	-	•	0-d-X→d	Negate destination with eXtend
NOP				_	<u> </u>	-	-	•	-	-	-	-	-	-	_	None	No operation occurs
NOT	BWL		~**00	d	Ŀ	ď	đ	d	Д	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (I's complement)
OR 4	BMf		~**00	e	-	8	\$	8	8	2	2	2	2	s	S ⁴	s OR Dn → Dn	Logical DR
		On,d		2	-	ď	đ	d	d	d	р	d	•	-	-	Dn DR d → d	(ORI is used when source is #n)
ORI 4		#n,d	-**00	d		В	d	ď	d	d	ď	d	- !	-		#n DR d → d	Logical OR #n to destination
ORI 4	B	#n,CCR	neues	-		-	•	<u> </u>	-	-	-	-	•	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI 4	₩	#a.SR	tu mar n in	-		٠	-	-					-	-	_	#n DR SR → SR	Lagical DR #n to SR (Privileged)
PEA	_1	\$		÷	إشا	2			5	8	S	\$	2	S	Ŀ	$\uparrow_s \rightarrow (SP)$	Push effective address of s onto stack
RESET				-	-	-	•	-	-	-			-		-	Assert RESET Line	Issue a hardware RESET (Privileged)
RDL	BWL	Ox.Oy	**G*	6	-	-	-	-	-	-	-	-	•	-	-		Rotate Dy, Ox bits left/right (without X)
RDR	141	#n.Dy		Я	-	-	-	- 1	-	-	-	-	•	•	S		Rotate Dy, #n bits laft/right (#n: l to 8)
nnsi	W BWL	d	***0*	-	-	-	_d	ď	4	d	В	d	-	-	·		Rotate d 1-bit left/right (.W only)
RDXL RDXR	GUL	Dx.Oy #n,Dy		e	-	-	-	-	- '	-	•	-	•	•	•		Rotate Dy, Dx bits L/R, Xused then updated
KUAK	W	d d		ū	_	- d	4	ď	ď	4	d	d	•		5	X-4-5	Rotate Dy, #n bits left/right (#n; 1 to 8) Rotate destination 1-bit left/right (W only)
RTE		u	mmeran	÷	-	<u> </u>	-	<u>u</u>	-	- u	-		-	•	Ė	(SP)+ → SR: (SP)+ → PC	Return from exception (Privileged)
RTR			mum eres	-		-	-	÷	-	-	•	-		-	Ŀ	$(SP) \leftarrow \rightarrow CCR, (SP) \leftarrow \rightarrow PC$	Return from subroutine and restore CCR
RTS	—					<u> </u>	-	-	÷	-	<u> </u>	-	-			(SP)+ → PC	Return from subroutine
SBCO	В	Dy,Dx	*()*()*	e		-	-	-	<u> </u>		<u> </u>	÷	<u> </u>	-	ŀ	$Dx_{0} - Dy_{0} - X \rightarrow Dx_{0}$	Subtract BCO source and extend bit from
5050		-(Ay),-(Ax)		-			-	e	_		_		_] [$-(Ax)_{\mathfrak{S}}(Ay)_{\mathfrak{I}\mathfrak{I}} - X \rightarrow -(Ax)_{\mathfrak{I}\mathfrak{I}}$	destination. BCD result
Scc	8	4		d	┨	7	d	Ť	d	ď	d	ď	-		-	If cc is true then I's \rightarrow d	If so true then d.B = 11111111
GD5	٦	"		"		"	"				"					else (l's -> d	else d.B = 0000000
STOP		#0	maana	-		-	-	_	_	_	_		-		-	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	ŧ	5	s	5	2	s	5	s	s	s	S		Dn - s → Dn	Subtract binary (SUB) or SUBO used when
"	""	On.d		E	ď	Ĭ	ď	ă	ď	d	ď	ď	"	-	-	ld - Dn → d	source is #n. Prevent SUBD with #n.L)
SUBA 4	WL	s,An		3	- E	5	S	2	5	8	2	5	<u>s</u>	s	s	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n.d	****	ð	-	Ť	d	d	d	d	1	1		-		d - #n → d	Subtract immediate from destination
SUBO *	BWL	#n.d	****	ā	ð	ď	d	d	ď	d	4	d	-			d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy.Dx	****	ē	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and extend bit from
	~~~	-(Ay),-(Ax)		-	1 -	-	-	E	_		۱.	-	-		-	-(Ax)(Ay) - X → -(Ax)	destination
SWAP	W	Dn	**û0	d	-	•	-	-	-		-	-	-	-	١.	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of On
TAS	В	d	-**00	d	딘	d	d	d	d	d	В	d	-		-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		Ē	-	<u> </u>	<u> </u>	1	-	-	Ť	-	-	-	5	PC → -(SSP).SR → -(SSP):	Push PC and SR. PC set by vector table #n
"								ļ		1						(vector table entry) → PC	(#n range: 0 to 15)
TRAPV				-	-	-	-		-	-	-	┢	-	-	-	If Y then TRAP #7	If overflow, execute an Overflow IRAP
TST	BWL	d	-**00	ď	1-	1	1	ď	ď	d	В	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK		Åп		Ī	4	-	-	-	-	-	-	-	-		-	$An \rightarrow SP; (SP) \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Ûn	Ån	(An)	(An)+	-(An)	(i,An)	(i.An,Rn)	ebs.W	abs.l	(i.PE)	(i,PC,Rn)	nŧ		
					-		<u> </u>		<u> </u>				/	1		I	<del></del>

Cor	Condition Tests (+ DR. 1 NDT, ● XDR; * Unsigned, * Alternate cc )									
CC	Condition	Test	CC	Condition	Test					
Ī	true	П	YC	overflow clear	14					
F	false	0	YS	overflow set	Y					
Нþ	higher than	I(C + Z)	PL	plus	IN					
LSu	lower or same	C + Z	М	เทพานร	N					
HS", CC"	higher or same	1C	GE	greater or equal	!(N ⊕ V)					
LO", CS	lower than	C	ίĭ	less than	(N ⊕ Y)					
NE	not equal	12	GT	greater than	$[(N \oplus V) + Z]$					
EO	equal	Z	LE	less or equal	(N ⊕ V) + Z					

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn eny date or address register
- Source, d Destination
- Either source or destination
- #n Immediate data, I Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Branch sizes: .B or .S -128 to +127 bytes. .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

- CCR Condition Code Register (lower 8-bits of SR)
- N negative, Zzero. V overflow, C corry, X extend
  * set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

Distributed under the GNU general public use license.

Nom:	Prénom :	
	DOCUMENT RÉPONSE À	RENDRE

### Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.W #\$500A,-(A1)		
MOVE.W \$500A,-2(A1)		
MOVE.L \$500A,-(A1)		
MOVE.B 5(A1),3(A2,D2.L)		
MOVE.L -4(A1),-16(A2,D0.W)		

## Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	v	С
\$5A + \$35	8					
\$5A + \$35	16					
\$7F8C + \$FFFF	16					
\$FFFFFF0 + \$00000010	32					

## Exercice 3

_	près exécution du programme. tion hexadécimale sur 32 bits.
<b>D1</b> = \$	D2 = \$

# Exercice 4

Question	Réponse
Combien de registres de donnée possède le 68000 ?	
Combien de registres d'adresse possède le 68000 ?	
Combien de compteurs programme possède le 68000 ?	
Combien de pointeurs de pile possède le 68000 ?	
Combien de registres d'état possède le 68000 ?	
Combien de modes de fonctionnement possède le 68000 ?	

### Exercice 5

Valeurs des registres après exécution du programme.  Utilisez la représentation hexadécimale sur 32 bits.									
D1 = \$	D3 = \$	<b>D5</b> = \$							
D2 = \$	<b>D</b> 4 = \$	<b>D6</b> = \$							