# Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

## Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0020 A0 = \$00005000 PC = \$00006000 D1 = \$00000004 A1 = \$00005008 D2 = \$FFFFFFF0 A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

### Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

## Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

```
Main
            move.l #$ffff,d7
            moveq.l #1,d1
next1
            tst.l
                   d7
            bpl
                    next2
            moveq.l #2,d1
next2
            moveq.l #1,d2
            cmp.b
                    #$80,d7
            ble
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w #$132,d0
loop3
            addq.l #1,d3
            subq.b
                    #1,d0
            bne
                    loop3
next4
            clr.l
                    d4
            move.w #$1010,d0
loop4
            addq.l #1,d4
                                  ; DBRA = DBF
            dbra
                    d0,loop4
            illegal
quit
```

## Exercise 4 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write down the **IsNumber** subroutine that determines whether a string contains only digits.

Input: A0.L points to a string that is not empty.

 $\underline{\text{Output}}$ : If the string contains only digits,  $\mathbf{D0.L}$  returns 0.

Otherwise, D0.L returns 1.

2. Write down the GetSum subroutine that adds up all the digits contained in a string of characters.

<u>Input</u>: A0.L points to a string that is not empty and that contains only digits.

Output: D0.L returns the sum of the digits.

Example:

**D0** should return 37 (37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3).

#### Tips:

Use a loop that for each character of the string:

- → Copies the current character in D1.B.
- → Converts the character into an integer.
- → Adds the integer to **D0.L**.
- 3. By using the **IsNumber** and **GetSum** subroutines, write down the **CheckSum** subroutine that returns the sum of the digits contained in a string of characters.

<u>Input</u>: A0.L points to a string that is not empty.

Output: If the string contains only digits: D0.L returns 0 and D1.L returns the sum.

Otherwise: **D0.L** returns 1 and **D1.L** returns 0.

Opcode	C:		k Ref											m/EAS placemen			t © 2004-2007 By: Chuck Kelly
nbcogs	BWL	Operand	XNZVC			ctiver. (An)		# S=S  -{An}						placemen (i,PC,Rn)		Operation	Description
nnn		s.d	*()*()*		Aff	(AII)				(LAR,KR)	303.N	BUS.L	-	(i,PL,Kn)	#ft	D 0 V 10	414 000
IOCO_	В	Dy,Dx	-0-0-	Е	-	٠.	-	•	-	-	-	-	-	•	-	$Dy_0 + Dx_0 + X \rightarrow Dx_0$	Add BCD source and extend bit to
inn à	DWI	-(Ay) -(Ax)	****	-	-	-	-	e	-	-	-	•	<u> </u>		-		destination, BCD result
LOD 4	BWL			E	8	s	5	8	5	S	S	S	2	S	- 1	s → Dn → Dn	Add binary (ADDI or ADDO is used when
BD 4 4	1811	Dn.d		E	ď	d	đ	ď	d	d	4	_d	-	-	·	Du + q → q	source is #n. Prevent ADDO with #n.L)
ADDA 4		s,An	*****	2	8	S	S	S	S	S	S	S	2	S		s + An → An	Add address (.W sign-extended to .L)
10014	BWL			4	ļ-	d	d	ď	ď	d	4	ď	-	-		#n + d → d	Add immediate to destination
\DDQ "	BWL		****	ď	d	d	đ	d	ď	đ	d	d	<u> - </u>	<u> </u>	-	#n + d → d	Add quick immediate (#n range: 1 to B)
ADDX	RMT	Dy,Ox	*****	e	-	-	-	-	-	-	•	-	-	-	-	Dy + Dx + X → Dx	Add source and eXtend bit to destination
	BUSA	-(Ay),-(Ax)		-	-	-	-	6	-			-	-	-		$\frac{-(Ay) + -(Ax) + (Ax)}{-(Ax)}$	
ND 4	BWL		**00	E	-	s	2	2	2	S	S	S	5	2	z,	s ANO On → On	Logical AND source to destination
	200	Dr.,d	4.144	B	-	d	ď	ď	d	<u>d</u>	d	d	<u>  - </u>	•	-	On AND d → d	(AND) is used when source is #n)
NOI 4		#n,d	~**00	d	<u>-</u>	d	ď	ď	ď	d	<u>d</u>	_d	-	-	2	#n AND d → d	Logical AND immediate to destination
NDI 4	8	#n,CCR	ME 2 12 12	,	-	-	-	•	-	-	-	-	-	-	\$	#n AND CGR → CCR	Logical AND immediate to CCR
NDI 4	W	#n,SR	STATE OF THE PARTY STATE	-	ŀ	-	-	-	-		-	•	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
SL	BWL	Ox.Oy	****	8	-	-	-	-	١.	-	-	-	-	-	-	X-41	Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		ď	-	-	-	-	-	-	-	-	-	-	5		Arithmetic shift Dy #n bits L/R (#n: I to
	W	d		Ŀ	Ŀ	d	đ	ď	ď	đ	ď	4	-	-	-	- X	Arithmetic shift ds 1 bit left/right (.W onl
3cc	BM <sub>3</sub>	address		F	-	-	-	-	-	-	-	-	-	-	•	il ac true then	Branch conditionally (cc table on back)
										1						eddress → PC	(8 or 16-bit ± offset to address)
3CHG	ΒL	Dn,d	*	9	-	q	ď	d	3	d	đ	ď	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		q <sub>1</sub>	-	d	ď	ď	q	ď	đ	d	-	-	2	NOT(bit n of d)→ bit n of d	invert the bit in d
3CLR	ΒÜ	On,d		e	-	d	ď	d	В	4	ď	ď	-	-	-	NDT(bit number of d) → 2	Set Zwith state of specified bit in d then
		#n,d		ď	-	d	ď	ď	q	d	ď	ď	-	-	2	0 → bit number of d	clear the bit in d
3RA	8W3	address?		-	-	-	-	-		i -	-	-	-	-	-		Brench always (8 or 16-bit ± offset to ad
SET	8 L	Dn.d	*	팓	Ι-	ď	d	ď	d	d	В	d	-	-	-	NOT(bit n of d) → Z	Set Zwith state of specified bit in d then
		#n.d		d	_	d	d	ď	ď	l ā	d	ď	١.	_	5	l → bit n of d	set the bit in d
3SR	BM <sub>2</sub>	address?		Ė	-	-	-	<del>-</del>	÷	<del></del> -	-	-	-	-		$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse
3181	B L			ᇍ	-	ď	<u>d</u>	d	В	d	В	ď	d	Ь	-		Set Zwith state of specified bit in d
	ו" ו	#n,d		ă		ď	ď	ď	ď	ď	ď	ď	ď	l ä	s	NDT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
:HK	W	s.On	*000	E	+-	3	s	s	5	2	S	S	s	S		if Dn <o dn="" or="">s then IRAP</o>	Compare On with D and upper bound (s)
LR.		d	-0100	8	+	å	d	ď	d	4	9	d	-		-	□ → d	
MP 4	BWL		_****	6	S <sup>4</sup>	S		S	_	_			_				Clear destination to zero
MPA 4			***	_	-		S	_	8	S	S	2	\$	S		set CCR with Dn - s	Compare On to source
		s.An		S	9	\$	S	S	2	5		S	2	2		set CCR with An - s	Compare An to source
JAPI 4	BWL		_++++	d	•	d	ď	ď	В	d	d	d	<u> </u>		_	set CCR with d - #n	Compare destination to #n
CMPM 4		+(xA),+(yA)		-	-	-	8	<u> </u>		-	-	·	<u> </u>	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and
)Bcc	W	Do,addres <sup>2</sup>	****	-	-	-	-	-	-	٠ ا	-	١.	-	-	-	if cc false then { Dn-1 → On	Test condition, decrement and branch
				_	_										_		(IG-bit ± offset to address)
DIVS		s,On	-***0	В	-	2	2	2	8	2	S	3	S	. 5	2	±32bit On / ±16bit s → ±On	Dn= [ 16-bit remainder, 16-bit quotient )
עוון	W	s,On	***O	ᄩ	-	5	Š	S	S	2	S	\$	2	2	\$	32bit Dn / 16bit s → On	On= [ 16-bit remainder, 16-bit quotient ]
OR 4		On,d	~**00	e	-	4	d	d	d	d	В	d		-	S	On XOR d → d	Logical exclusive OR Dn to destination
	8WL		~**D0	₫	_	d .	ď	ď	d	d	ď	d	-	-	ŝ	#n XOR d → d	Logical exclusive DR #n to destination
DRI *	B	#n,CCR	Busha	-	-	١-	-	-	-		-	٠.	-		s	#n XOR CCR → CCR	Logical exclusive OR #n to CCR
ORI '	W	#n,SR	mean	-	-	-	-	-	-	-	-	-	-	-	s		Logical exclusive OR #n to SR (Privilege)
XG	L	Rx,Ry	~~~~	e	В	-	-	-	-		-	-	-	-	-	register	Exchange registers (32-bit only)
XT.	WL	On	-**00	ď	-	-	-	١.	-	-	-	-	-	-	-		Sign extend (change .8 to .W or .W to .L)
LLEGAL			~~~~	-	-	-	-		-		-	-	-	-		$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Benerate Illegal Instruction exception
IMP		d		-	†-	d	-	-	ď	d	Ь	ď	ď	d	-	Td → PC	Jump to effective address of destination
ISR		d		-	-	4	-	-	4	d	- 4	d	d	4	-		push PC, jump to subroutine at address
.EA	<del></del>	s,An		-	е	S	+_	-	<u> </u>	2	s	-			ŀ	Ts → An	Load effective address of s to An
.INK	⊢-	х,яп Ап,#п		Ė	- 5	-	-	-		-	3	<u>s</u>	S	- 2	-		
.iith	l	MIRTH		-	٦	•	-	Ι.	•	i -	٦	١.	١.	-	-	$An \rightarrow -(SP)$ ; $SP \rightarrow An$ ;	Create local workspace on stack
OI.	Duit	n., n.,	***()*	_	├		<del>                                     </del>				-			_	<u> </u>	SP + #n → SP	(negative n to allocate space)
.SL en	Dill	Dx,Dy	, , ,	E	1	-	-	-	Ι.	1	-	١.	-	-	-		Logical shift Dy, Dx bits left/right
.SR	Į <sub>1μ</sub>	#n,Dy		ď	-	<u> </u>	٤			1 .	[	;	•	-	S	0 -> C	Logical shift Dy, #n bits L/R (#n: 1 to 8)
(f) lift &	W	d	-++00	Ŀ	-	ď	đ	ď	<u>d</u>	ď	д	d	<del>-</del> -	<u> </u>	-		Lagical shift a 1 bit left/right (.W only)
ADAE ,	BWL		~**00	E	z,	B	_6_	8	8	8	<u> </u>	е	2	δ	5	s → d	Move data from source to destination
40YE	W	s,CCR	<b>総数数数数</b>	2	1-	S	2	S	2	S	. 5	S	S	5	ŝ	s → CCR	Move source to Condition Code Register
10YE	₩	s.SR	MERSE	ŝ	-	S	\$	S	5	\$	S	S	S	s	ŝ	s → SR	Move source to Status Register (Privilege
10YE		SR,d		d	-	ď	d	ď	В	q	d	р	-	-	•	SR → q	Move Status Register to destination
10YE	L	USP,An		-	р	-	-	-	•	-	-	- "	-	-	-	USP → An	Move User Stock Pointer to An (Privilege
	1	An,USP		-	2	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privilege
	BWL	s,d	XNZVC	<u> </u>	+		t	-(An)	(i,An)	(i.An,Rn)		٠	1	(LPC.Rn)	٠		thing

Opcode	Size	Operand	CCR	6	ifec	tive :	Addres	Z=2 Z	JUFCE, I	d=destina	tion, e	=eithei	. i=dis	placemen	ŧ	Operation	Description
	BWL	s,d	XNZVC	Da		(An)	(An)+	-(An)		(i.An.kn)				(i,PC,Rn)		•	
MOYEA*	WL	s.An		2	е	2	S	S	2	s	3	2	5	S	2	s → An	Move source to An (MDVE s.An use MDYEA)
WOAEW,	WL	Rn-Rn,d		-	-	В	•	q	م	ď	Д	ď		-	-	Registers -> d	Move specified registers to/from memory
		s,Rn-Rn		_	-	Ś	S	-	8	S	2	S	2	5	-	s -> Registers	(.W source is sign-extended to .L for Rn)
MOYEP	WL	On,(i,An)		2	[-]	-	-	•	д	-		-	•	-		$Dn \rightarrow (iAn)(i+2An)(i+4A.$	Move On to/from alternate memory bytes
		(i,An),Dn		4	-	-	-	<u>.                                    </u>	2	-	-	-	-			$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
WOAEO,		#n,Dn	~**00	ď	•	-	•	-	-	-	-	-	-	-	s	#n → On	Move sign extended 8-bit #n to Dn
MULS		n0,2	<b>***</b> 00	£	-	S	S	8	S	S	S	5	\$	8	2	±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result; signed 32-bit
WULU		s,Dn	-**00	ŧ	-	Ś	3	3	S	2	S	s	Ś	S	2	lGbit s * lGbit On → On	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCO	_	d	*U*U*	ď	-	d	В	ď	d	ď	d	d	٠		_	O-do-X→d	Regete BCD with eXtend, BCD result
NEG		d	****	4	-	d	_d	4	ď	d	d	d	•	-		O-q→q	Negete destination (2's complement)
NEGX	BWL	d	****	4	-	d	В	ď	d	d	d	ď	•	-		D-1-X→ <b>d</b>	Negate destination with extend
NOP	*****			-	-	-	-	-	-	<u> </u>	-	-	·	-		None	No operation occurs
NOT	8WL	d	**00	đ		ď	d	d	Ь	d	В	d	•	-	-	NOT(¶) → q	Logical NOT destination (I's complement)
OR *	8WF		-**00	e	-	2	S	S	8	S	s	S	2	2		s OR On → On	Logical OR
an A		On,d		e	<u> - </u>	q	d	d	ď	d	Д	d	•			0m ORd →d	(ORI is used when source is #n)
ORI 4	BWL		-**00	4	-	ď	d l	В	В	_ d	р	d	-	-		#n DR d → d	Logical OR #n to destination
ORI 4	В	#n.CCR	Munni			<u> </u>	-	-		-	•			-		#n OR CCR → CCR	Logical DR #n to CCR
ORI 4		#n,SR	THEFT	-	-	-	-	-		-	-	-	-	-		#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	L	\$	*****	-	Ŀ	\$	-	-	2	S	2	Ŝ	2	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET				Ŀ	-	•	·	-	-	-	-			-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BMF	OxDy	~**0*	6	•	•	٠ ا	•	-	-	-	-	•	-	-	C-4	Rotate Dy, Dx bits left/right (without X)
RDR	141	#n.Dy		d	-	-	-	•	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
DDV	W	d	***()*	_		<u>d</u>	ď	ď	ď	d	4	d	<u> </u>		٠		Rotate d I-bit left/right (.W only)
RDXL	BMF	Dx.Dy	*****	8		-	-	-	-	-	•	-	- !	- :	-	CX	Rotate Dy, Dx bits L/R, X used then updated
RDXR	W	#n,Dy d		q	۱٠	ď	d	d -	ď	- d	9	9	•	•	2	X-41_0	Rotate Dy, #n bits left/right (#n; 1 to 8)
RTE	71	ū	*****	-	-	-	-	•	-		•				-		Rotate destination 1-bit left/right (W only)
RTR				Ŀ	ᆜ	-	-	•	-	-	-	-	<u>.                                    </u>	•	•	$(SP) \leftarrow \Rightarrow SR; (SP) \leftarrow \Rightarrow PC$	Return from exception (Privileged)
RTS				-	H	-		<del></del>		-	•	-	-	-	-	$(SP) + \rightarrow CCR, (SP) + \rightarrow PC$	Return from subroutine and restore CCR
SOCO	В	Ov.Dx	*U*U*	E.	-	-		-	•	-	-	-	÷		-	(SP)+ → PC	Return from subroutine
2010	ь	-(Ay),-(Ax)	0 0	E	-		]	e	_	<u> </u>	_	-	-		•	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$ $-(Ax)_{10} - (Ay)_{10} - X \rightarrow -(Ax)_{10}$	Subtract BCO source and extend bit from destination, BCO result
Sec	Ř	d	*******	ď	H	4	-	4	_	d	1	d	•	<u> </u>	Ŀ	If cc is true then I's $\rightarrow$ d	If cc true then d.B = 11111111
DEL	u	u		"		"	"	Ü	u	u		ď	-	_	-	else O's -> d	else d.B = 00000000
STOP		#n	22222	-	Н	_	-	-	-	-	_	_		-	2	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB *	BWL		*****	E	5	s	s	5	5	-5	5	2	s	s		#n → ak; alur Dn - s → Dn	Subtract binary (SUB) or SUBO used when
onu		On.d		E	å	ď	d	4	ď	ď	d	g	-			d - Ou → q	source is #n. Prevent SUBD with #n.L)
SUBA 4		s.An		8	e	s	S	S	5	8	2	- 2	5	8	S	An-s → An	Subtract address (W sign-extended to .L)
SUBI 4	BWL		****	d	-	3	d	đ	4	<u>d</u>	4	q	-	-	_	d - #n → d	Subtract immediate from destination
SUBO	BWL		****	Ť	7	Ť	1	d	d	4	ď	9				d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Ox	****	e	-	-	٠.		-	-		-	-		,	$Dx - Dy - X \rightarrow Dx$	Subtract source and extend bit from
BBUA	une	-(Ay),-(Ax)		"	١. ا	_	١.	l e	١.	l <u>-</u>	۱.	-				$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn Dn	-**00	4	┢	-	-	-	-	-	-	-	_	-	-	bits[3!:16] ← → bits[15:0]	Exchange the 16-bit halves of On
TAS	В	d	-**00	d	-	d	d	d	1	d	d	d	-	-	-	test d->CCR: 1 -> bit7 of d	N and Z set to reflect d, bit? of d set to 1
TRAP	۳	#n		-	Ι.	-	-	-	-	-	<del>"</del>	-	-	-		PC→-(SSP);SR→-(SSP);	Push PC and SR, PC set by vector table #a
,,,,,,		'''									Ì		_		*	(vector table entry) → PC	(#n range: 0 to 15)
TRAPV	_	<del> </del>		-	+-	-	-	-	-	<u> </u>	-	<del>-</del>		-	-	If Y then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	Ч	-**00	d	-	4	d	1	1	d	4	d	-		<u> </u>	test d → CCR	N and Z set to reflect destination
LINLK	5,16	An		-	4	-	-	-		<del>" -</del>	<u>ٿ</u>	<u> </u>		<b>-</b>	١.	$An \rightarrow SP: (SP)+ \rightarrow An$	Remove local workspace from stack
LITTER	BWE	s.d	XNZVC	11n		(An)				(iAn,Ha)	ehs W			(i,PC,Rn)	#n	nu var darle vitt	Incurrate annea moi vehann at ann at ank
	W-16	_ U.U			1	1 5 2 17	0.04	644	300,4413	As well steel		-	(10 D)	(de mitris)	1 "11	l	<u> </u>

Condition Tests (+ DR.   NOT, 🏶 XOR; * Unsigned, * Alternate cc )							
CC	Condition	Test	CC	Condition	Test		
T	true	1	YC	overflow clear	ĮΫ		
F	felse	0	YS	overflow set	¥		
НI	higher than	I(C + Z)	PL	plus	IN		
LS≈	lower or same	C + Z	MI	minus	H		
HS", CC*	higher or same	!C	GE	greater or equal	!(N ⊕ V)		
LO". CS"	lower than	C	LT	less than	(N ⊕ Y)		
NE	not equal	17	GT	greater than	$[(N \oplus V) + I]$		
ED	equal	2	LΕ	less or equal	(N ⊕ V) + Z		

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7) On Data register (8/16/32-bit, n=0-7)
- Ro eny data or address register
- Source, d Destination Either source or destination
- #n Immediate data, 1 Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

USP User Stack Pointer (32-bit) SP Active Stack Pointer (same as A7)

SSP Supervisor Stack Pointer (32-bit)

- CCR Condition Code Register (lower 8-bits of SR)
- N negative, Zzero, V averflow, C carry, X extend \* set according to operation's result, = set directly
- not affected. O cleared, 1 set, U undefined
- Branch sizes: .8 or .5 -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, II or M form if possible. Use #n.L to prevent Duick optimization

Distributed under the GNU general public use license.

Last name:	First name:	Group:
•	ANSWER SHEET TO BE H	ANDED IN

# Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.W \$5006,(A1)+		
MOVE.W #36,4(A1)		
MOVE.B 3(A2),-4(A1,D1.L)		
MOVE.L -8(A1),-32(A1,D0.W)		

# Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$5A + \$A5	8					
\$7F8C + \$2000	16					,
\$FFFFFFF + \$FFFFFFF	32					

### Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.						
<b>D1</b> = \$	D3 = \$					
D2 = \$	<b>D4</b> = \$	,				

Exercise 4
IsNumber

	Computer Architectur	e – EPITA – S3 – 2017	/2018	
GetSum				
i				

	Computer Architecture – EPITA – S3 – 2017/2018
CheckSum	
	•
I	