

# Final Exam S3

## Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

**Exercise 1 (4 points)**

Complete the table shown on the answer sheet. Write down the new values of the registers (except the PC) and memory that are modified by the instructions. Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.

Initial values:      D0 = \$FFFF0020    A0 = \$00005000    PC = \$00006000  
                          D1 = \$00000004    A1 = \$00005008  
                          D2 = \$FFFFFFF0    A2 = \$00005010

\$005000    54 AF 18 B9 E7 21 48 C0  
               \$005008    C9 10 11 C8 D4 36 1F 88  
               \$005010    13 79 01 80 42 1A 2D 49

**Exercise 2 (3 points)**

Complete the table shown on the answer sheet. Give the result of the additions and the values of the N, Z, V and C flags.

**Exercise 3 (4 points)**

Let us consider the following program. Complete the table shown on the answer sheet.

```

Main      move.l  #$ffff,d7
next1     moveq.l #1,d1
          tst.l   d7
          bpl     next2
          moveq.l #2,d1
next2     moveq.l #1,d2
          cmp.b   #$80,d7
          ble     next3
          moveq.l #2,d2
next3     clr.l   d3
          move.w   #$132,d0
loop3     addq.l   #1,d3
          subq.b   #1,d0
          bne     loop3
next4     clr.l   d4
          move.w   #$1010,d0
loop4     addq.l   #1,d4
          dbra     d0,loop4      ; DBRA = DBF
quit      illegal

```

**Exercise 4 (9 points)**

All questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

- Write down the **IsNumber** subroutine that determines whether a string contains only digits.  
Input: **A0.L** points to a string that is not empty.  
Output: If the string contains only digits, **D0.L** returns 0.  
 Otherwise, **D0.L** returns 1.
- Write down the **GetSum** subroutine that adds up all the digits contained in a string of characters.  
Input: **A0.L** points to a string that is not empty and that contains only digits.  
Output: **D0.L** returns the sum of the digits.

Example :

A0 →	'7'	'0'	'4'	'8'	'9'	'4'	'2'	'0'	'3'	0
------	-----	-----	-----	-----	-----	-----	-----	-----	-----	---

**D0** should return 37 ( $37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3$ ).

**Tips :**

Use a loop that for each character of the string:

- Copies the current character in **D1.B**.
- Converts the character into an integer.
- Adds the integer to **D0.L**.

- By using the **IsNumber** and **GetSum** subroutines, write down the **Checksum** subroutine that returns the sum of the digits contained in a string of characters.  
Input: **A0.L** points to a string that is not empty.  
Output: If the string contains only digits: **D0.L** returns 0 and **D1.L** returns the sum.  
 Otherwise: **D0.L** returns 1 and **D1.L** returns 0.

**EASy68K Quick Reference v1.8**<http://www.wowgwp.com/EASy68K.htm>

Copyright © 2004-2007 By: Chuck Kelly

Opcode	Size	Operand	CCR	Effective Address	s=source, d=destination, e=either, i=displacement	Operation	Description
	BWL	s,d	XNZVC	Dn An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n			
ABCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e - - - - - e - - - - -	- - - - - - - - - -	$Dy_0 + Dx_0 + X \rightarrow Dx_0$ $-(Ay)_0 + -(Ax)_0 + X \rightarrow -(Ax)_0$	Add BCD source and eXtend bit to destination, BCD result
ADD <sup>+</sup>	BWL	s,Dn Dn,d	*****	e s s s s s s s s s s e d <sup>4</sup> d d d d d d d d d	- - - - - - - - - -	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADD) or ADDQ is used when source is #n. Prevalent ADDQ with #n.L
ADDA <sup>+</sup>	WL	s,An	-----	s e s s s s s s s s s s	- - - - - - - - - -	$s + An \rightarrow An$	Add address (W sign-extended to .L)
ADDI <sup>+</sup>	BWL	#n,d	*****	d - d d d d d d d d d d	- - - - - - - - - -	$\#n + d \rightarrow d$	Add immediate to destination
ADDQ <sup>+</sup>	BWL	#n,d	*****	d d d d d d d d d d d	- - - - - - - - - -	$\#n + d \rightarrow d$	Add quick immediate (#n range: 1 to B)
ADDX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e - - - - - e - - - - -	- - - - - - - - - -	$Dy + Dx + X \rightarrow Dx$ $-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Add source and eXtend bit to destination
AND <sup>+</sup>	BWL	s,Dn Dn,d	***00	e - s s s s s s s s s s e - d d d d d d d d d	- - - - - - - - - -	$s \text{ AND } Dn \rightarrow Dn$ $Dn \text{ AND } d \rightarrow d$	Logical AND source to destination (ANDI is used when source is #n)
ANDI <sup>+</sup>	BWL	#n,d	***00	d - d d d d d d d d d d	- - - - - - - - - -	$\#n \text{ AND } d \rightarrow d$	Logical AND immediate to destination
ANDI <sup>+</sup>	B	#n,CCR	000 000 000 000	- - - - - - - - - -	- - - - - - - - - -	$\#n \text{ AND CCR} \rightarrow \text{CCR}$	Logical AND immediate to CCR
ANDI <sup>+</sup>	W	#n,SR	000 000 000 000	- - - - - - - - - -	- - - - - - - - - -	$\#n \text{ AND SR} \rightarrow \text{SR}$	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy #n,Dy	*****	e d - - - - - e - - - - -	- - - - - - - - - -	$d \leftarrow d \ll \#n$ $d \leftarrow d \ll 1$	Arithmetic shift Dy by Dx bits left/right Arithmetic shift Dy #n bits L/R (#n: 1 to 8) Arithmetic shift ds 1 bit left/right (W only)
Bcc	BW <sup>+</sup>	address <sup>4</sup>	-----	- - - - - - - - - -	- - - - - - - - - -	if cc true then address $\rightarrow$ PC	Branch conditionally (cc table on back) (8 or 16-bit $\pm$ offset to address)
BCHG	B L	Dn,d #n,d	---*---	e <sup>1</sup> - d d d d d d d d d d d <sup>1</sup> - d d d d d d d d d	- - - - - - - - - -	$\text{NOT}(\text{bit number of } d) \rightarrow Z$ $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow \text{bit } n \text{ of } d$	Set Z with state of specified bit in d then invert the bit in d
BCLR	B L	Dn,d #n,d	---*---	e <sup>1</sup> - d d d d d d d d d d d <sup>1</sup> - d d d d d d d d d	- - - - - - - - - -	$\text{NOT}(\text{bit number of } d) \rightarrow Z$ $0 \rightarrow \text{bit number of } d$	Set Z with state of specified bit in d then clear the bit in d
BRA	BW <sup>+</sup>	address <sup>4</sup>	-----	- - - - - - - - - -	- - - - - - - - - -	address $\rightarrow$ PC	Branch always (8 or 16-bit $\pm$ offset to addr)
BSET	B L	Dn,d #n,d	---*---	e <sup>1</sup> - d d d d d d d d d d d <sup>1</sup> - d d d d d d d d d	- - - - - - - - - -	$\text{NOT}(\text{bit } n \text{ of } d) \rightarrow Z$ $1 \rightarrow \text{bit } n \text{ of } d$	Set Z with state of specified bit in d then set the bit in d
BSR	BW <sup>+</sup>	address <sup>4</sup>	-----	- - - - - - - - - -	- - - - - - - - - -	PC $\rightarrow$ -(SP); address $\rightarrow$ PC	Branch to subroutine (8 or 16-bit $\pm$ offset)
BTST	B L	Dn,d #n,d	---*---	e <sup>1</sup> - d d d d d d d d d d d <sup>1</sup> - d d d d d d d d d	- - - - - - - - - -	$\text{NOT}(\text{bit } 0 \text{ of } d) \rightarrow Z$ $\text{NOT}(\text{bit } \#n \text{ of } d) \rightarrow Z$	Set Z with state of specified bit in d Leave the bit in d unchanged
CHK	W	s,Dn	---0000	e - s s s s s s s s s s	- - - - - - - - - -	if $Dn < 0$ or $Dn > s$ then TRAP	Compare Dn with 0 and upper bound (s)
CLR	BWL	d	---0100	d - d d d d d d d d d d	- - - - - - - - - -	$0 \rightarrow d$	Clear destination to zero
CMP <sup>+</sup>	BWL	s,Dn	*****	e s s s s s s s s s s	- - - - - - - - - -	set CCR with $Dn - s$	Compare Dn to source
CMPA <sup>+</sup>	WL	s,An	*****	s e s s s s s s s s s s	- - - - - - - - - -	set CCR with $An - s$	Compare An to source
CMPI <sup>+</sup>	BWL	#n,d	*****	d - d d d d d d d d d d	- - - - - - - - - -	set CCR with $d - \#n$	Compare destination to #n
CMPM <sup>+</sup>	BWL	(Ay)+(Ax)+	*****	- - - - - - - - - -	- - - - - - - - - -	set CCR with $(Ax) - (Ay)$	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,address <sup>4</sup>	*****	- - - - - - - - - -	- - - - - - - - - -	if cc false then { $Dn-1 \rightarrow Dn$ if $Dn < -1$ then addr $\rightarrow$ PC }	Test condition, decrement and branch (16-bit $\pm$ offset to address)
DIVS	W	s,Dn	---**0	e - s s s s s s s s s s	- - - - - - - - - -	$s \div 32\text{bit } Dn \rightarrow 16\text{bit } s \rightarrow \pm Dn$	$Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$
DIVU	W	s,Dn	---**0	e - s s s s s s s s s s	- - - - - - - - - -	$32\text{bit } Dn / 16\text{bit } s \rightarrow Dn$	$Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$
EXOR <sup>+</sup>	BWL	Dn,d	---**00	e - d d d d d d d d d d	- - - - - - - - - -	$Dn \text{ XOR } d \rightarrow d$	Logical exclusive OR Dn to destination
EXRI <sup>+</sup>	BWL	#n,d	---**00	d - d d d d d d d d d d	- - - - - - - - - -	$\#n \text{ XOR } d \rightarrow d$	Logical exclusive OR #n to destination
EXRI <sup>+</sup>	B	#n,CCR	000 000 000 000	- - - - - - - - - -	- - - - - - - - - -	$\#n \text{ XOR CCR} \rightarrow \text{CCR}$	Logical exclusive OR #n to CCR
EXRI <sup>+</sup>	W	#n,SR	000 000 000 000	- - - - - - - - - -	- - - - - - - - - -	$\#n \text{ XOR SR} \rightarrow \text{SR}$	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry	-----	e e - - - - - e e - - - - -	- - - - - - - - - -	register $\leftrightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	---**00	d - - - - - - - - - -	- - - - - - - - - -	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL			-----	- - - - - - - - - -	- - - - - - - - - -	PC $\rightarrow$ -(SSP); SR $\rightarrow$ -(SSP)	Generate illegal instruction exception
JMP		d	-----	- - d - - - - - - d - - - -	- - d - - - - - - d - - - -	$\uparrow d \rightarrow \text{PC}$	Jump to effective address of destination
JSR		d	-----	- - d - - - - - - d - - - -	- - d - - - - - - d - - - -	PC $\rightarrow$ -(SP); $\uparrow d \rightarrow \text{PC}$	push PC, jump to subroutine at address d
LEA	L	s,An	-----	- e s - - - - - e s - - - -	- e s - - - - - e s - - - -	$\uparrow s \rightarrow An$	Load effective address of s to An
LINK		An,#n	-----	- - - - - - - - - -	- - - - - - - - - -	$An \rightarrow$ -(SP); SP $\rightarrow$ An; SP + #n $\rightarrow$ SP	Create local workspace on stack (negative n to allocate space)
LSL	BWL	Dx,Dy #n,Dy	***0*	e - - - - - e - - - - -	- - - - - - - - - -	$d \leftarrow d \ll \#n$ $d \leftarrow d \ll 1$	Logical shift Dy, Dx bits left/right Logical shift Dy, #n bits L/R (#n: 1 to 8) Logical shift d 1 bit left/right (W only)
MOVE <sup>+</sup>	BWL	s,d	---**00	e s <sup>3</sup> e e e e e e e e s s	- - - - - - - - - -	$s \rightarrow d$	Move data from source to destination
MOVE	W	s,CCR	000 000 000 000	s - s s s s s s s s s s	- - - - - - - - - -	$s \rightarrow \text{CCR}$	Move source to Condition Code Register
MOVE	W	s,SR	000 000 000 000	s - s s s s s s s s s s	- - - - - - - - - -	$s \rightarrow \text{SR}$	Move source to Status Register (Privileged)
MOVE	W	SR,d	-----	d - d d d d d d d d d d	- - - - - - - - - -	$\text{SR} \rightarrow d$	Move Status Register to destination
MOVE	L	USP,An An,USP	-----	- d - - - - - - s - - - - -	- d - - - - - - s - - - - -	USP $\rightarrow$ An An $\rightarrow$ USP	Move User Stack Pointer to An (Privileged) Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n			

OpCode	Size	Operand	CCR	Effective Address s=source, d=destination, e=either, i=displacement													Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(iAn)	(iAn,Rn)	abs.W	abs.L	(iPC)	(iPC,Rn)	#n			
MOVEA*	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s → An	Move source to An (MOVE s,An use MOVEA)	
MOVEM*	WL	Rn,Rn,d s,Rn-Rn	-----	-	-	d	-	d	d	d	d	d	-	-	-	Registers → d s → Registers	Move specified registers to/from memory (W source is sign-extended to L for Rn)	
MOVEP	WL	Dn,(iAn) (iAn),Dn	-----	s	-	-	-	-	d	-	-	-	-	-	-	Dn → (iAn)...(i+2An)...(i+4A. (iAn) → Dn...(i+2An)...(i+4A.	Move Dn to/from alternate memory bytes (Access only even or odd addresses)	
MOVEQ*	L	#n,Dn	-***00	d	-	-	-	-	-	-	-	-	-	-	-	#n → Dn	Move sign extended 8-bit #n to Dn	
MULS	W	s,Dn	-***00	e	-	s	s	s	s	s	s	s	s	s	s	s ±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit	
MULU	W	s,Dn	-***00	e	-	s	s	s	s	s	s	s	s	s	s	s 16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit	
NBCD	B	d	*U*U*	d	-	d	d	d	d	d	d	d	d	-	-	D - d <sub>q</sub> - X → d	Negate BCD with eXtend, BCD result	
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	d	-	-	D - X → d	Negate destination (2's complement)	
NEGX	BWL	d	*****	d	-	d	d	d	d	d	d	d	d	-	-	D - d - X → d	Negate destination with eXtend	
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs	
NOT	BWL	d	-***00	d	-	d	d	d	d	d	d	d	d	-	-	NOT( d ) → d	Logical NOT destination (1's complement)	
OR*	BWL	s,Dn Dn,d	-***00	e	-	s	s	s	s	s	s	s	s	s	s	s <sup>1</sup> s OR Dn → Dn Dn OR d → d	Logical OR (ORI is used when source is #n)	
ORI*	BWL	#n,d	-***00	d	-	d	d	d	d	d	d	d	d	-	-	s #n OR d → d	Logical OR #n to destination	
ORI*	B	#n,CCR	-----	-	-	-	-	-	-	-	-	-	-	-	-	s #n OR CCR → CCR	Logical OR #n to CCR	
ORI*	W	#n,SR	-----	-	-	-	-	-	-	-	-	-	-	-	-	s #n OR SR → SR	Logical OR #n to SR (Privileged)	
PEA	L	s	-----	-	-	s	-	-	s	s	s	s	s	s	-	↑s → -(SP)	Push effective address of s onto stack	
RESET				-	-	-	-	-	-	-	-	-	-	-	-	- Assert RESET Line	Issue a hardware RESET (Privileged)	
RDL	BWL	Dx,Dy	-***0*	e	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)	
RDR	BWL	#n,Dy	-***0*	d	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, #n bits left/right (#n: 1 to 8)	
RDL	W	d	-***0*	-	-	d	d	d	d	d	d	d	d	-	-		Rotate d l-bit left/right (W only)	
RDXL	BWL	Dx,Dy	****0*	e	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated	
RDXR	BWL	#n,Dy	****0*	d	-	-	d	d	d	d	d	d	d	-	-		Rotate Dy, #n bits left/right (#n: 1 to 8)	
RDL	W	d	****0*	-	-	d	d	d	d	d	d	d	d	-	-		Rotate destination l-bit left/right (W only)	
RTE			-----	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → SR; (SP)+ → PC	Return from exception (Privileged)	
RTR			-----	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → CCR; (SP)+ → PC	Return from subroutine and restore CCR	
RTS			-----	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine	
SBCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e	-	-	-	-	e	-	-	-	-	-	-	D <sub>x0</sub> - D <sub>y10</sub> - X → D <sub>x10</sub> -(Ax) <sub>10</sub> - -(Ay) <sub>10</sub> - X → -(Ax) <sub>10</sub>	Subtract BCD source and eXtend bit from destination, BCD result	
Sec	B	d	-----	d	-	d	d	d	d	d	d	d	d	-	-	- If cc is true then 1's → d else 0's → d	If cc true then d.B = 11111111 else d.B = 00000000	
STOP		#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	s #n → SR; STOP	Move #n to SR, stop processor (Privileged)	
SUB*	BWL	s,Dn Dn,d	*****	e	s	s	s	s	s	s	s	s	s	s	s	s <sup>1</sup> Dn - s → Dn d - Dn → d	Subtract binary (SUBI or SUBQ used when source is #n. Prevent SUBQ with #n.L)	
SUBA*	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s An - s → An	Subtract address (W sign-extended to L)	
SUBI*	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	d	-	-	s d - #n → d	Subtract immediate from destination	
SUBQ*	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	d	-	-	s d - #n → d	Subtract quick immediate (#n range: 1 to 8)	
SUBX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e	-	-	-	-	-	-	-	-	-	-	-	Dx - Dy - X → Dx -(Ax) - -(Ay) - X → -(Ax)	Subtract source and eXtend bit from destination	
SWAP	W	Dn	-***00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ↔ bits[15:0]	Exchange the 16-bit halves of Dn	
TAS	B	d	-***00	d	-	d	d	d	d	d	d	d	d	-	-	test d → CCR; 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to 1	
TRAP		#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	s PC → (SSP); SR → (SSP); (vector table entry) → PC	Push PC and SR, PC set by vector table #n (#n range: 0 to 15)	
TRAPV			-----	-	-	-	-	-	-	-	-	-	-	-	-	- If V then TRAP #7	If overflow, execute an Overflow TRAP	
TST	BWL	d	-***00	d	-	d	d	d	d	d	d	d	d	-	-	test d → CCR	N and Z set to reflect destination	
UNLK		An	-----	-	d	-	-	-	-	-	-	-	-	-	-	An → SP; (SP)+ → An	Remove local workspace from stack	
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(iAn)	(iAn,Rn)	abs.W	abs.L	(iPC)	(iPC,Rn)	#n			

Condition Tests (+ OR, ! NOT, * XOR, * Unsigned, * Alternate cc)					
cc	Condition	Test	cc	Condition	Test
I	true	I	VC	overflow clear	IV
F	false	0	VS	overflow set	V
HI*	higher than	I(C + Z)	PL	plus	IN
LS*	lower or same	C + Z	MI	minus	N
HS*, CC*	higher or same	IC	GE	greater or equal	!(N ⊕ V)
LO*, CS*	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	IZ	GT	greater than	!(N ⊕ V) + Z
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

An Address register (16/32-bit, n=0-7)

Dn Data register (8/16/32-bit, n=0-7)

Rn any data or address register

s Source, d Destination

e Either source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

↑ Effective address

1 Long only; all others are byte only

2 Assembler calculates offset

3 Branch sizes: B or S -128 to +127 bytes, W or L -32768 to +32767 bytes

4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

\* set according to operation's result, = set directly

- not affected, 0 cleared, 1 set, U undefined

Distributed under the GNU general public use license.

Last name: ..... First name: ..... Group: .....

**ANSWER SHEET TO BE HANDED IN****Exercise 1**

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W \$5006, (A1)+		
MOVE.W #36, 4(A1)		
MOVE.B 3(A2), -4(A1, D1.L)		
MOVE.L -8(A1), -32(A1, D0.W)		

**Exercise 2**

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$5A + \$A5	8					
\$7F8C + \$2000	16					
\$FFFFFFFF + \$FFFFFFFF	32					

**Exercise 3**

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.	
D1 = \$	D3 = \$
D2 = \$	D4 = \$

**Exercise 4**

IsNumber

GetSum

Checksum