# Midterm Exam S3 Computer Architecture

Duration: 1 hr. 30 min.

#### Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Initial values:

 $D0 = $0004FFFF \quad A0 = $00005000 \quad PC = $00006000$ 

D1 = \$FFFF0005 A1 = \$00005008 D2 = \$FFFFFFF A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

### Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

#### Exercise 3 (3 points)

Write a few instructions that modify **D1** so that it takes the values given on the <u>answer sheet</u>. For each case, the initial value of **D1** is \$76543210. <u>Use ROR, ROL or SWAP only</u>. Answer on the <u>answer sheet</u>.

# Exercise 4 (2 points)

Answer the questions on the answer sheet.

Midterm Exam S3

#### Exercise 5 (6 points)

Let us consider the following program:

```
Main
            move.l #$23456789,d7
next1
            moveq.l #1,d1
            tst.b
                    d7
            bmi
                    next2
            moveq.l #2,d1
next2
            moveq.l #1,d2
            tst.w d7
            bpl
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w #$4321,d0
loop3
            addq.l
                    #1,d3
            subq.b
                    #1,d0
            bne
                    loop3
next4
            clr.l
                    d4
            move.w
                    #$44,d0
loop4
            addq.l
                    #1,d4
            dbra
                    d0,loop4
                                   ; DBRA = DBF
next5
            clr.l
                    d5
            moveq.l #10,d0
loop5
            addq.l #1,d5
                   #1,d0
            addq.l
            cmpi.l
                    #30,d0
            bne
                    loop5
next6
            moveq.l #1,d6
                    #$70,d7
            cmp.b
            blt
                    quit
            moveq.l #2,d6
quit
            illegal
```

Complete the table shown on the answer sheet.

Midterm Exam S3

Oncode		K Quid	CCR											m/EAS		., .	t © 2004-2007 By: Chuck Kelly
chcoos	PAT	uperano s.d	XNZVC			(An)		(nh).	UUCCE,	o≖oestina Transpor	stion, e	=eitne =k- i	ir, t≖0)8   (; pm	(i.PC.Rn)	#	Operation	Description
ABCD	9	Dy,Ox	*U*U*	ė	- All	farily.	(RB)	(All)	(E,AII)	(CASCINS)	802.11	845.6	(15,17.0)	(1,10,1(1)	HII	n., n., v. v. v.	Add BCD source and extend bit to
หยชม	ļu	-(Ay),-(Ax)	* *	E	Ι-	_	[	e	_	_	-	] .	•	-	-	$\begin{array}{l} Dy_0 + Dx_0 + X \rightarrow Dx_0 \\ -(Ay)_0 + -(Ax)_0 + X \rightarrow -(Ax)_0 \end{array}$	
ADD 4	RWI	s.Dn	****	e	8	S	S	2	8		<u> </u>	S	<u> </u>	-	s*	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDO is used when
NDO	"""	On,d		5	ď	d	d	ď	ď	s d	8	d	- 5	2	5	Bn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	ร,กัก		5	e	2	s	s	S	5		S		<b> </b>		s + An → An	Add address (.W sign-extended to .L)
ADDI <sup>4</sup>	BWL	#n,d	****	d	-	d	d	q	4	d	5	d	5 -	2 .	<del> </del>		
ADDO 4			****	d	d	————	d	ď	ď	_			⊢		s	#n + d → d #n + d → d	Add immediate to destination
ADDX		#11,0 Dy.Ox	****	-	0	d	-		-	d -	4	d	<u> </u>	-	2		Add quick immediate (#n range; I to 8)
AUUA	ENT.	-(Ay)(Ax)		e	-	-	-		-	-	-	-	-	-	-	Dy + Ox + X → Ox	Add source and extend bit to destination
AND 1	BWL	s.Dn	**OO	8	<u> </u>		ļ	9						-	- 4	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Laste LIND and the state of
HILD	DHE	Dn.d	"	_	Ū	s d	s d	2	g S	g d	q 2	s đ	2	\$	S	s AND Dn → Dn	Logical AND source to destination
ANDI <sup>4</sup>	8WL	#n,d	~**00	9	ŀ.	1	d	d d					<b> </b>		_	Dn AND d → d	(ANO) is used when source is #n)
ANDI*				0	-	_	<u> </u>		д	ď	ф	ď	-	-	S	#n AND d -> d	Logical AND immediate to destination
ANDI 4	B	#n,CCR	mene			-	-	-	-	-	-	٠	-	-	\$	#n AND CCR → CCR	Logical AND immediate to CCR
	W	#n,SR	****	Ŀ			-	٠	-	-	-	٠	-	-	2	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ISL	RMF	Ox.Oy	,,,,,,	e	-	-	-	-	-	-	-	-	-	-	-	X and D	Arithmetic shift Dy by Ox bits left/right
\SR	100	#n.Dy		d	-	-	-	-	-	-	7	•	-	-	2	X	Arithmetic shift Dy #n bits L/R (#n: I to
	W	<u>d</u> , , , ,		-	٠	d	d	ď	d	d	d	d	-	-	-		Arithmetic shift ds I bit left/right (.W on)
lcc	8M <sub>1</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	*	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
74101	n (	6 1		١,	<u> </u>		<u> </u>									address → PC	(B or 16-bit ± offset to address)
3CHG	BL		*	e,	-	d	ď	d	ď	ď	9	ď	-	•	-	NDT(bit number of d) $\rightarrow$ Z	Set Zwith state of specified bit in d then
VALLE OF	6 :	#n.d		ď	-	d	d	d	d	ď	q	d	-	-	S	NDT(bit n of d) → bit n of d	invert the bit in d
3CLR		Dn,d	*	5	-	٠ -	d	d	ď	ď	q	ď	-	-	•	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	4	d	ď	d	-	-	s	$0 \rightarrow bit$ number of d	clear the bit in d
RA		eddress <sup>2</sup>	~~~~	<u> </u> -	-	-	-		-	-	-		-	-	-	address → PC	Branch always (8 or 16-bit ± offset to ad
SET		Dn.d	*	E	-	ď	ď	d	d	d	d	d	- 1	-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Zwith state of specified bit in d then
	***	#n,d		q <sub>1</sub>	•	4	d	ď	d	d	ф	d	-	-	s	1 → bit n of d	set the bit in d
SR		address <sup>2</sup>		-	-	•	-	-	-	4	•		-	•	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse
ISI		On,d		8	-	d	ď	ď	d	d	đ	d	d	Ь	-	NOT( bit On of d ) $\rightarrow$ 2	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	đ	ď	d	d	ď	đ	Ч	s	NDT(bit #n of d) $\rightarrow$ Z	Leave the bit in d unchanged
HK		s,On	-*000	E	-	2	2	S	S	Z	s	2	2	2	S	if On <o on="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
LR	BWL	d	-0100	d	-	d	d	d	Ь	d	d	d	-	-	-	0 → 4	Clear destination to zero
Mb 4	BWL	s,Dn	***	8	s <sup>4</sup>	S	S	S	s	2	8	8	s	5	s <sup>4</sup>	set CCR with On – s	Compare On to source
MPA 4	WL	s.An	-++++	S	е	2	2	3		s	S	s	2	S		set CCR with An - s	Compare An to source
MPI*		#n,d	+***	d	Ī	ď	ď	ď	d	d	-	d	-				Compare destination to #n
MPM 4		(Ay)+,(Ax)+	***	_	-	-	В	-	-	-	-	-		-	•	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay): Increment Ax and
Bcc		On addres		-	-	-	-	-	-		-	_	-	-	-	if cc false then { Dn-l → Dn	Test condition, decrement and branch
									İ								(16-bit ± offset to address)
IVS	W	s,Dn	-***0	e	-	Σ	s	S	5	z	5	\$	2	5			Dn= ( 16-bit remainder, 16-bit quotient )
IVU		s,Dn	-***0	2	_	5	5	5	s		s	5	2	8	5	32bit On / 16bit s $\rightarrow$ On	Dn= (16-bit remainder, 16-bit quotient )
		On,d	-**00	e e		1	d	d	4	- d	-1	d		- 3			Logical exclusive BR On to destination
	BWL		-**00		-		d	- 1	<del>-                                    </del>	d	<del></del> -	-				#n XOR d → d	
		#n,CCR	######	a		0	u	<u> a</u>	Ц	- 0	_ d	d	-	-			Logical exclusive UK #n to destination
ORI *		#n.sk	#####	_	-	•			-	-	•		-	-		#n XOR CER → CER	Logical exclusive OR #n to CCR
XG				-		-	•		-	-	-	-	-	-	2	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged
וא דא		Rx,Ry	**00	.i	8	-	-		-	-	-		-	•	•	register $\longleftrightarrow$ register	Exchange registers (32-bit only)
	TIL	Dn		d	-	-			-	-	-	-	-	-	•		Sign extend (change .B to .W or .W to .L)
LEGAL				-	-	-	-		-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Megal Instruction exception
Мb		d		_	╚	q	-	-	d	d		d	d	d	-	7d → PC	Jump to effective address of destination
SR		d		-	╚	q	-	•	d	d	ď	d	d	ď	-	PC → -(SP); Ťd → PC	push PC, jump to subroutine at address o
EA		s,Ån		_]	ß	S	]	- [	8	8	8	S	2	S	-	↑s → An	Load effective address of s to An
INX	I	Ån,#n		-	- ]	-	-	-	-	•	- 1	-	-	-	-	$An \rightarrow -(SP)$ ; $SP \rightarrow An$ ;	Create local workspace on stack
]				_									1			$SP + \#_0 \rightarrow SP$	(negative o to ellocate space)
	AMF		***0*	8	-	-	-	-	-	-	-	-	-	-	-	X	Logical shift Dy, Ox bits left/right
SR		#n.Dy		d	-	-	-	- [	-	-	-	-	-	-	s	C	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	ď		-	-	d	d	đ	ď	d	Ы	d	-	-	-	□-►C	Logical shift d I bit left/right (.W only)
	BWL	s,d	-**00	E	S <sup>4</sup>	Е	6	E	e	<u>.</u>		 E	s	8	ST.	b ← z	Move data from source to destination
OVE "		s,CCR	ZZ Z Z Z	5	_	s	S	5	5	5	s	- 5	5	s	s	s → CCR	Move source to Condition Code Register
			****			s	2	s	8	s	s	s	2	5		s → 2R	Move source to Status Register (Privilege
OYE		2.91( 1		25						1			- 4 (	ul .	ن	u / uit	MORE ADDIES IN DISTRIBUTED VEHICLES (FFIXINGS)
OYE Oye	W	s.SR SR.d		S d	-					-1	_			-		P ~ 42	
OYE OYE OYE	V/ W	SR.d		d -		d	d	ď	В	ď	4	q	-	-		1120 → Va 1120 → Va	Move Status Register to destination
OYE Oye	W L				- d s					ď	_		-	-		SR → d USP → An An → USP	

Opcode	Siza	Operand	CCR	Π	Effa	ctive	Addres	IS 5=51	OUFCE.	d=destina	tion. e	=eithe	r. i=dis	placemen	t	Operation	Description
	BWL	b,a	XNZVC				(An)+	-(An)		(i,An,Rn)				(i,PC,Rn)		Distriction .	Out plan
MOVEA	WL	s,An		S	e	s	S	S	8	8	s	s	2	S	s	s → An	Move source to An (MOVE s.An use MOVEA)
MDYEM*	WL	Rn-Rn,d		-	-	1	-	d	В	d	d	d		-	-	Registers → d	Move specified registers to/from memory
	ĺ	s.Rn-Rn		-	-	5	2		s	s	2	\$	Ś	5	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOYEP	WL	On.(i,An)	*****	2	-	-	-	-	d	~	-	-	-	~	-	Dn → (i.An)(i+2.An)(i+4.A.	Move On to/from alternate memory bytes
		(i.An),Dn		ď	-	_	-	-	8	-	-	-	-	-	-		(Access only even or odd addresses)
MOYEQ*	Ĺ	#n,On	-**00	ď	-	-	-	-	-	-	-	-		-	5	#n → On	Move sign extended 8-bit #n to On
MULS	₩	s,On	-**00	8	-	s	S	Ś	s	S	S	s	s	3	5	±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s.On	-**00	e	-	2	S	Ś	Š	2	S	S	2	s	S	16bit s * 16bit On → On	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	8	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	O-do-X→d	Negate BCO with eXtend, BCO result
NEG	BWL	d	****	d	-	Ь	d	d	d	đ	ф	d	-	-	-	0-d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	ď	4	d	d	ф	d	•	-	-	O-q-X-≯ q	Negate destination with eXtend
NOP				-	-	•	-	-	-	+	•		-	-	•	None	No operation occurs
NOT	BWL		-**00	d	Ŀ	ď	d	d	д	d	d	d	-			NOT( d ) → d	Logical NOT destination (I's complement)
OR 4	8WL	s.On	**00	£	-	\$	s	s	8	S	2	2	S	s	2	s DR Dn → Dn	Logical DR
		On,d		9	-	d	q	d	d	ď	d	d		-		On OR d → d	(DRI is used when source is #n)
ORI 4		#n,d	-**00	ď	-	d	d	d	d	d	d	d	-	-		#n OR d → d	Logical OR #n to destination
ORI *	B	#n.CCR	BEERE	-	-	-	-	-	-	-	-	-	-	-		#n DR CCR → CCR	Logical DR #n to CCR
ORI '	W	#n.SR	等数基数器 -	٠	٠	-	,	-	-	-	-	•	-	-	2	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	\$		-	٠	\$		-	8	8	S	\$	\$	S	-	↑s → -(SP)	Push effective address of s onto steck
RESET				-	-			-	*	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	2	-	•	-	-	-	-	-	-	•	-	-	C-4-1-3-4	Rotate Dy, Dx bits left/right (without X)
ROR	143	#n,Dy		d	-	-	-	-	*	-	-	-	-	-	\$		Rotate Dy. #n bits left/right (#n: 1 to 8)
กกง	W Court	d	***()*	-	-	В	d	ď	đ	ď	d	d	-	-	-		Rotate d I-bit left/right (.Y only)
ROXL ROXR	BWL	Ox,Dy	1	9	-	•	-	-	-	-	-	-	•	-	-	c _ t	Rotate Dy, Dx bits L/R, X used then updated
אנטאו	W	#n,Dy d		q	-	ď	-		_	-	-	;	-	-	S	X L c	Rotate Dy. #n bits left/right (#n: 1 to 8)
RTE	11	U			-	u	d	d	d	d	ď	d	•	•			Rotate destination I-bit left/right (.W only)
RTR			25222		-	_	-		-	-	-	-	•	-		$(SP) + \rightarrow SR; (SP) + \rightarrow PC$	Return from exception (Privileged)
RIS				_		_	-	<u>-</u>					-	~	_		Return from subroutine and restore CCR
	В	Dy,Dx	*U*U*	E.	-				-		-	-	-	-	-		Return from subroutine
10000	u	-(Ay),-(Ax)		- E		•	-		-	-	-		-	-	-	$0x_0 - 0y_{10} - X \rightarrow 0x_{10}$	Subtract BCD source and eXtend bit from
Scc	В	q		ď	-	d	ď	e d	- d	- d	-	- d	-	-	-		destination, BCD result
100		u		u		น	٠,	u	ا "	"	"	"	-	-	-	else O's $\rightarrow$ d	If cc true then d.B = 11111111
STOP		#n	RESES	_	_	_	_					-	_		_		else d.B = 00000000
	8WL		****	e	2	S	s	s	S	<u>-</u>							Move #n to SR, stop processor (Privileged)
		On,d		6	ď	ď	ď	ď	å	ď	S d	g	8	s -	- 1		Subtract binary (SUB) or SUBQ used when source is #n. Prevent SUBQ with #n.L)
SUBA*		s,An	****	s	E	s	s	5	S	2	S	8	2	2			Subtract address (.W sign-extended to .L)
		#n,d	****	ď	-	ď	d	d	d	4	- d	d	-	- 2			Subtract immediate from destination
		#n,d	****	ď	ď	ď	ď	d	-	ď	q	ď	-	-			Subtract quick immediate (#n range: 1 to 8)
		Dy.Dx	****	8	-	-	-	-		-	<u> </u>	-		-		desired to the second s	Subtract source and extend bit from
		-(Ay),-(Ax)		-	_		- 1	е		.		.	.	-	.	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	_			-	- 1			_	-		∄		Exchange the 16-bit helves of On
		d	**00	ď		d	-d	d	d	<u> </u>	Ь	d	-		Ⅎ		N and Z set to reflect d, bit 7 of d set to 1
TRAP		#n		H	-			-	-	-	-	-	-			PC→-(SSP).SR→-(SSP):	Push PC and SR, PC set by vector table #n
					l	- 1							Ì	l	- 1	,	(#n range: 0 to 15)
TRAPV				-	-	_		- 1	-		_	_		_			If overflow, execute an Overflow TRAP
	BWL	ď	-**00	d	-	d	d	d	d	d	4	d					N and Z set to reflect destination
UNLK		Ån		-	đ	-	-	-	-		-	ч _				$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dri	_	(An)	(An)+	-(An)	(iAn)	(i,An,Rn)	ebs W	1 248	() PC)	(i PC.Rn)		811 / UF, (UF)* 7 81	remove mear win rehace minu stack
			1		, <b>.</b>		*****	D	1,2,007	/			4.0 01	en ettiti	44		

Condition Tests (+ DR, ! NOT, ● XDR; " Unsigned, " Alternate cc )							
CC	Condition	Test	CC	Condition	Test		
Ţ	true	Ī	VC	overflow clear	IY		
F	false	D	٧S	overflow set	٧		
HIF	higher than	I(C + Z)	PL	plus	IN .		
LS <sub>a</sub>	lower or same	C + Z	MI	aunim	N		
HS", CCª	higher or same	IC	GE	greater or equal	I(N & V)		
LO", CS"	lower than	C	LT	less than	(N ⊕ V)		
NE	not equal	12	61	greater than	$I[(N \oplus V) + I]$		
EO	equal	l	LE	less or equal	$(N \oplus V) + Z$		

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, d Destination
- Either source or destination #n Immediate data, I Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A. I. Q or M form if possible. Use #n.L to prevent Quick optimization

- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CER Condition Code Register (lower 8-bits of SR)
  - N negative, Z zero, V overflow, C carry, X extend
  - \* set according to operation's result. = set directly
  - not affected. O cleared, 1 set, U undefined

Distributed under the GNU general public use license.

Computer	Architecture -	EDITA _	63 -	2016/2017
Computer	Anomicolure –	. 1311 11 14	13.3 <b>—</b>	• 20110/2011/

Last name:	First name:	Group:	*******
	ANSWER SHEET TO BE HANDED IN		

# Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <mark>00 40</mark> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L (A2)+,(A0)+		A
MOVE.L 4(A2),4(A0)		
MOVE.B \$500A,-1(A1,D0.W)		9
MOVE.L #\$500A,-5(A1,D1.W)		
MOVE.W \$500A,-(A1)	···	

# Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$F0 + \$11	8					
\$F0 + \$11	16			7.0		
\$8000 + \$8000	16					
\$40000000 + \$80000000	32					

Computer Architecture – EPITA – S3 – 2016/2017	
Exercise 3	
Final value of D1: \$76542301. Use four lines of instructions at the most.	
	***
	<u> </u>
Final value of D1: \$54231067. Use four lines of instructions at the most.	

#### Exercise 4

Question	Answer
Give two assembler directives.	
How many status register does the 68000 have?	
What is the size of the CCR register?	
Which 68000 mode has limited privileges?	

# Exercise 5

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.							
D1 = \$	<b>D4</b> = \$						
D2 = \$	D5 = \$						
D3 = \$	<b>D6</b> = \$						