

# Contrôle S3

## Architecture des ordinateurs

Durée : 1 h 30

**Exercice 1 (5 points)**

Remplir le tableau présent sur le document réponse. Donnez le nouveau contenu des registres (sauf le PC) et/ou de la mémoire modifiés par les instructions. **Vous utiliserez la représentation hexadécimale. La mémoire et les registres sont réinitialisés à chaque nouvelle instruction.**

Valeurs initiales :    D0 = \$0004FFFF    A0 = \$00005000    PC = \$00006000  
                              D1 = \$FFFF0005    A1 = \$00005008  
                              D2 = \$FFFFFFFE    A2 = \$00005010

\$005000    54 AF 18 B9 E7 21 48 C0  
 \$005008    C9 10 11 C8 D4 36 1F 88  
 \$005010    13 79 01 80 42 1A 2D 49

**Exercice 2 (4 points)**

Remplissez le tableau présent sur le document réponse. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

**Exercice 3 (3 points)**

Donnez quelques instructions qui modifient la valeur de **D1** afin de lui donner les valeurs présentes sur le document réponse. Pour chaque cas, la valeur initiale de **D1** est \$76543210. **Utilisez uniquement les instructions ROR, ROL ou SWAP.** Répondez sur le document réponse.

**Exercice 4 (2 points)**

Répondez aux questions sur le document réponse.

**Exercice 5 (6 points)**

Soit le programme ci-dessous :

```

Main      move.l  #$23456789,d7

next1     moveq.l #1,d1
          tst.b   d7
          bmi     next2
          moveq.l #2,d1

next2     moveq.l #1,d2
          tst.w   d7
          bpl     next3
          moveq.l #2,d2

next3     clr.l   d3
          move.w  #$4321,d0
loop3     addq.l  #1,d3
          subq.b  #1,d0
          bne     loop3

next4     clr.l   d4
          move.w  #$44,d0
loop4     addq.l  #1,d4
          dbra    d0,loop4      ; DBRA = DBF

next5     clr.l   d5
          moveq.l #10,d0
loop5     addq.l  #1,d5
          addq.l  #1,d0
          cmpi.l  #30,d0
          bne     loop5

next6     moveq.l #1,d6
          cmp.b   #$70,d7
          blt     quit
          moveq.l #2,d6

quit      illegal

```

Complétez le tableau présent sur le document réponse.

## EASy68K Quick Reference v1.8

<http://www.wowgwep.com/EASy68K.htm>

Copyright © 2004-2007 By: Chuck Kelly

[illegible]

Opcode	Size	Operand	CCR	Effective Address s=source, d=destination, e=either, i=displacement													Operation		Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(iAn)	(iAn,Rn)	abs.W	abs.L	(i.PC)	(i.PC,Rn)	#n				
MOVEA <sup>4</sup>	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s	s → An	Move source to An (MOVE s,An use MOVEA)	
MOVEM <sup>4</sup>	WL	Rn-Rn,d s,Rn-Rn	-----	-	-	d	-	d	d	d	d	d	-	-	-	-	Registers → d s → Registers	Move specified registers to/from memory (W source is sign-extended to .L for Rn)	
MOVEP	WL	Dn,(iAn) (iAn),Dn	-----	s	-	-	-	-	d	-	-	-	-	-	-	-	Dn → (iAn)...(i+2,An)...(i+4,An) (iAn) → Dn...(i+2,An)...(i+4,An)	Move Dn to/from alternate memory bytes (Access only even or odd addresses)	
MOVEQ <sup>4</sup>	L	#n,Dn	---*00	d	-	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn	
MULS	W	s,Dn	---*00	e	-	s	s	s	s	s	s	s	s	s	s	s	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit	
MULU	W	s,Dn	---*00	e	-	s	s	s	s	s	s	s	s	s	s	s	16bit s * 16bit Dn → Dn	Multiply unsigned 16-bit; result: unsigned 32-bit	
NBCD	B	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	-	0 - d <sub>0</sub> - X → d	Negate BCD with eXtend, BCD result	
NEG	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	-	0 - d → d	Negate destination (2's complement)	
NEGX	BWL	d	*****	d	-	d	d	d	d	d	d	d	-	-	-	-	0 - d - X → d	Negate destination with eXtend	
NDP			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs	
NDT	BWL	d	---*00	d	-	d	d	d	d	d	d	d	-	-	-	-	NDT( d ) → d	Logical NDT destination (1's complement)	
OR <sup>4</sup>	BWL	s,Dn Dn,d	---*00	e	-	s	s	s	s	s	s	s	s	s	s	s	s OR Dn → Dn Dn OR d → d	Logical OR (ORI is used when source is #n)	
ORI <sup>4</sup>	BWL	#n,d	---*00	d	-	d	d	d	d	d	d	d	-	-	-	s	#n OR d → d	Logical OR #n to destination	
ORI <sup>4</sup>	B	#n,CCR	00000000	-	-	-	-	-	-	-	-	-	-	-	-	s	#n OR CCR → CCR	Logical OR #n to CCR	
ORI <sup>4</sup>	W	#n,SR	00000000	-	-	-	-	-	-	-	-	-	-	-	-	s	#n OR SR → SR	Logical OR #n to SR (Privileged)	
PEA	L	s	-----	-	-	s	-	-	s	s	s	s	s	s	s	-	↑s → -(SP)	Push effective address of s onto stack	
RESET			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)	
RDL	BWL	Dx,Dy	---*0*	e	-	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)	
ROR	W	#n,Dy d		d	-	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)	
RDXL	BWL	Dx,Dy	---*0*	e	-	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated	
ROXR	W	#n,Dy d		d	-	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)	
RTE			00000000	-	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → SR; (SP)+ → PC	Return from exception (Privileged)	
RTR			00000000	-	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → CCR; (SP)+ → PC	Return from subroutine and restore CCR	
RTS			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine	
SBCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	-	Dx <sub>0</sub> - Dy <sub>0</sub> - X → Dx <sub>0</sub> -(Ax) <sub>0</sub> - (Ay) <sub>0</sub> - X → -(Ax) <sub>0</sub>	Subtract BCD source and eXtend bit from destination, BCD result	
SCC	B	d	-----	d	-	d	d	d	d	d	d	d	-	-	-	-	If cc is true then 1's → d else 0's → d	If cc true then d.B = 11111111 else d.B = 00000000	
STOP		#n	00000000	-	-	-	-	-	-	-	-	-	-	-	-	s	#n → SR; STOP	Move #n to SR, stop processor (Privileged)	
SUB <sup>4</sup>	BWL	s,Dn Dn,d	*****	e	s	s	s	s	s	s	s	s	s	s	s	s	Dn - s → Dn d - Dn → d	Subtract binary (SUB) or SUBQ used when source is #n. Prevent SUBQ with #n.L	
SUBA <sup>4</sup>	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s	An - s → An	Subtract address (.W sign-extended to .L)	
SUBI <sup>4</sup>	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	-	s	d - #n → d	Subtract immediate from destination	
SUBQ <sup>4</sup>	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	-	s	d - #n → d	Subtract quick immediate (#n range: 1 to 8)	
SUBX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e	-	-	-	-	-	-	-	-	-	-	-	-	Dx - Dy - X → Dx -(Ax) - (Ay) - X → -(Ax)	Subtract source and eXtend bit from destination	
SWAP	W	Dn	---*00	d	-	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ↔ bits[15:0]	Exchange the 16-bit halves of Dn	
TAS	B	d	---*00	d	-	d	d	d	d	d	d	d	-	-	-	-	test d → CCR; 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to 1	
TRAP		#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	s	PC → -(SSP); SR → -(SSP); (vector table entry) → PC	Push PC and SR, PC set by vector table #n (#n range: 0 to 15)	
TRAPV			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP	
TST	BWL	d	---*00	d	-	d	d	d	d	d	d	d	-	-	-	-	test d → CCR	N and Z set to reflect destination	
UNLK		An	-----	-	d	-	-	-	-	-	-	-	-	-	-	-	An → SP; (SP)+ → An	Remove local workspace from stack	
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(iAn)	(iAn,Rn)	abs.W	abs.L	(i.PC)	(i.PC,Rn)	#n				

Condition Tests (+ OR, 1 NOT, * XOR; * Unsigned, * Alternate cc)					
cc	Condition	Test	cc	Condition	Test
T	true	1	VC	overflow clear	IV
F	false	0	VS	overflow set	V
HI*	higher than	I(C + Z)	PL	plus	IN
LS*	lower or same	C + Z	MI	minus	N
HS*, CC*	higher or same	IC	GE	greater or equal	I(N ⊕ V)
LD*, CS*	lower than	C	LT	less than	I(N ⊕ V)
NE	not equal	IZ	GT	greater than	I((N ⊕ V) + Z)
EQ	equal	Z	LE	less or equal	I(N ⊕ V) + Z

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

An Address register (16/32-bit, n=0-7)  
 Dn Data register (8/16/32-bit, n=0-7)  
 Rn any data or address register  
 s Source, d Destination  
 e Either source or destination  
 #n Immediate data, i Displacement  
 BCD Binary Coded Decimal  
 ↑ Effective address  
 1 Long only; all others are byte only  
 2 Assembler calculates offset  
 3 Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes  
 4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)  
 USP User Stack Pointer (32-bit)  
 SP Active Stack Pointer (same as A7)  
 PC Program Counter (24-bit)

SR Status Register (16-bit)  
 CCR Condition Code Register (lower 8-bits of SR)  
 N negative, Z zero, V overflow, C carry, X extend  
 \* set according to operation's result, = set directly  
 - not affected, 0 cleared, 1 set, U undefined

Distributed under the GNU general public use license.

Nom : ..... Prénom : ..... Classe : .....

# DOCUMENT RÉPONSE À RENDRE

## Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	Aucun changement
MOVE.L (A2)+,(A0)+		
MOVE.L 4(A2),4(A0)		
MOVE.B \$500A,-1(A1,D0.W)		
MOVE.L #\$500A,-5(A1,D1.W)		
MOVE.W \$500A,-(A1)		

## Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	C
\$F0 + \$11	8					
\$F0 + \$11	16					
\$8000 + \$8000	16					
\$40000000 + \$80000000	32					

**Exercice 3**

Valeur finale de **D1** : **\$76542301**. Utilisez au maximum quatre lignes d'instructions.

--

Valeur finale de **D1** : **\$54231067**. Utilisez au maximum quatre lignes d'instructions.

--

**Exercice 4**

Question	Réponse
Donnez deux directives d'assemblage.	
Combien de registres d'état possède le 68000 ?	
Quelle est la taille du registre CCR ?	
Quel mode du 68000 a des privilèges limités ?	

**Exercice 5**

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.	
<b>D1</b> = \$	<b>D4</b> = \$
<b>D2</b> = \$	<b>D5</b> = \$
<b>D3</b> = \$	<b>D6</b> = \$