# Partiel S3 Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

### Exercice 1 (4 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le PC) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales: D0 = \$FFFF0020 A0 = \$00005000 PC = \$00006000

D1 = \$00000004 A1 = \$00005008 D2 = \$FFFFFFF0 A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

## Exercice 2 (3 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

## Exercice 3 (4 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le document réponse.

```
Main
            move.l #$ffff,d7
next1
            moveq.l #1,d1
            tst.l d7
            bpl
                    next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
                    #$80.d7
            cmp.b
            ble
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w #$132,d0
loop3
            addq.l #1,d3
            subq.b
                    #1,d0
            bne
                    loop3
next4
            clr.l
                    d4
            move.w #$1010,d0
loop4
            addq.l #1,d4
            dbra
                    d0,loop4
                                  ; DBRA = DBF
quit
            illegal
```

## Exercice 4 (9 points)

Toutes les questions de cet exercice sont indépendantes. À l'exception des registres utilisés pour renvoyer une valeur de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de vos sous-programmes. Une chaîne de caractères se termine toujours par un caractère nul (la valeur zéro). On suppose pour tout l'exercice que les chaînes ne sont jamais nulles (elles possèdent au moins un caractère non nul).

1. Réalisez le sous-programme **IsNumber** qui détermine si une chaîne de caractères contient uniquement des chiffres.

Entrée : A0.L pointe sur une chaîne non nulle.

Sortie: Si la chaîne contient uniquement des chiffres, **D0.**L renvoie 0. Autrement, **D0.**L renvoie 1.

2. Réalisez le sous-programme GetSum qui additionne tous les chiffres présents dans une chaîne de ca-

Entrée : A0.L pointe sur une chaîne non nulle contenant uniquement des chiffres.

Sortie: D0.L renvoie la somme de tous les chiffres de la chaîne.

#### Exemple:

**D0** doit renvoyer la valeur 37 (37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3).

#### **Indications:**

Réalisez une boucle qui pour chaque caractère de la chaîne :

- → Copie le caractère en cours dans le registre D1.B;
- → Convertit le caractère en une valeur numérique ;
- → Ajoute la valeur numérique du caractère au registre D0.L.
- 3. À l'aide des sous-programmes IsNumber et GetSum, réalisez le sous-programme CheckSum qui renvoie la somme des chiffres d'une chaîne de caractères.

Entrée : A0.L pointe sur une chaîne non nulle.

Sortie: Si la chaîne contient uniquement des chiffres: **D0.L** renvoie 0 et **D1.L** renvoie la somme. Autrement: **D0.L** renvoie 1 et **D1.L** renvoie 0.

		K Quic												m/EAS			© 2004-2007 By: Chuck Kelly
Opcode			CCR											placemen		Operation	Description
	BWL	b,s			Αn	(An)	+(nA)	-(An)	(i.An)	(i.An.Rn)	abs.W	abs.L	(i.PC)	(i,PC,Rn)	#0		
IBCO	В	Dy.Ox	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	$Dy_0 + Dx_0 + X \rightarrow Dx_0$	Add BCD source and extend bit to
		-(Ay),-(Ax)		•	•	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{ij} + -(Ax)_{ij} + X \rightarrow -(Ax)_{ij}$	destination, BCD result
100 4	BWL	s,Dn	****	В	8	s	2	8	2	s	5	S	2	8	s*	s + On → On	Add binary (ADDI or ADDO is used when
		Dn,d		8	ď	d	ď	ď	d	ď	4	d	-	-	-	On + d → d	source is #n. Prevent ADDO with #n.L)
LDDA 4	WL	s,An		2	E	s	3	s	s		s	2	2		S	s+An → An	Add address (.W sign-extended to .L)
	BWL	#n.d	****	d	-	d	d	ď	d	1	ð	d	-		2	#n + d → d	Add immediate to destination
	BWL	#n,d	*****	ď	Д	ä	ä	ď	ă	a	ď	ď			2	#n + d → d	Add quick immediate (#n range; I to 8)
	BWL	Dy,Dx	****	e	u -	<del>                                     </del>	-	-	-	<del>-</del>	_ u				7	Dy + Dx + X → Dx	
אטטא	DIFL	-(Ay),-(Ax)		E	-	-	-	E	-	-	]			-	-		Add source and eXtend bit to destination
AND 4	BWL		**00	_	Ē	_									•	$\frac{-(Ay) + -(Ax) + X}{-(Ax)} \rightarrow -(Ax)$	1 . 1416
run .	DIVL			E	-	s	S	8	S	S	2	z	s	2		s ANO Dn → Dn	Logical ANO source to destination
CODY A	Pater	On,d	4 4 0 0	8	-	q	ď	ď	q	<u>d</u>	ď	d	-	-	<u>  -</u>	<u>On AND d</u> → d	(AND) is used when source is #n)
	BWL	#n,d	-**00	4	Ŀ	<u>d</u>	d	q	Я	d	ď	d	·		$\overline{}$	#n AND d → d	Logical AND immediate to destination
	В	#n,CCR	me e we	-	-	-	-		-	-	-	-	-	-	2	#n AND CCR → CCR	Logical AND immediate to CCR
NDI 1	W	#n,SR	ar to marm	-	-	<u> </u>	<u> </u>	-	-	•	-	-	-	-	5	#n AND SR → SR	Logical AND immediate to SR (Privileged
/ZL	BWL	Ox.Oy	****	e	Ι-	-	-	-	-	-	-	-	-	•		X -4-1	Arithmetic shift Dy by Ox bits left/right
isr		#n,Dy		d	-	-	-	-	-	۱.	-	-	-	. 1	s		Arithmetic shift Dy #a bits L/R (#a: I to
ĺ	W	d		-	-	lа	d	l d	Ы	d	d	ď	-		-	¥ x x x	Arithmetic shift ds 1 bit left/right (.W on
300	BW <sup>3</sup>	address2		-	t_	<del>-</del>	<del>  -</del>	<del></del>		<del>-</del>		<u>.</u>				if cc true then	Branch conditionally (on table on back)
						1	1		l			]			Ĺ	address → PC	(8 or 16-bit ± offset to address)
3CHG	ΒL	Dn,d		B,	Н	d	d	d	В	d	d	d	-	-	-		
16110	D L	#n,d		ď	-	4	ď	ď	d	d	9	9				NOT(bit number of d) -> Z	Set Zwith state of specified bit in d then
1010	n /				Ť			1							2	NOT(bit n of d) $\rightarrow$ bit n of d	invert the bit in d
3CLR	ΒL	On,d		E	-	d	ď	q	q	ď	q	d	•	-	-	NOT(bit number of d) $\rightarrow$ Z	Set I with state of specified bit in d ther
		#n,d		ď	•	В	ď	ď	В	d	d	d	٠		2	0 → bit number of d	clear the bit in d
	BMa	address <sup>2</sup>	****	-	-	-	<u>  - </u>	-	٠		-	-	•	-	<u>-</u>	oddress → PC	Brench always (8 or 16-bit ± offset to a
BSET	BL	On,d	*	5	-	1	d	ď	ď	q	4	d	-	-	-	$NOI(bit n of d) \rightarrow I$	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	ď	р	d	р	d	-	-	s	l → bit n of d	set the bit in d
3SR	BMa	address?		-	-	-	-	-	-	-	-	-	•	•	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offs:
RIST	BL	On,d		E,	-	1	В	ď	ď	d	d	ď	В	d	Ι.	NOT( bit On of d ) → Z	Set Z with state of specified bit in d
		#n.d		ď	_	lā	d	ď	ď	ā	ď	١ā	ď	d	5	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in dunchanged
CHK	W	s,0n	+000	e	-	5	s	8	5	2	S	2	s	S	2	if On<0 or Da>s then TRAP	Compare On with 0 and upper bound (s)
	BWL	d	-0100	d	-	1	d	ď	4	ď	1	<u>d</u>		-	-	0 -> q	
		_	****	_	s <sup>1</sup>		-				_	_					Clear destination to zero
		nO,z	****	e	_	S	S	S	S	2	S	2	\$	S	s,	set CCR with On - s	Compare On to source
CMPA 4	WL	s.An		S	В	S	8	S	S		S	S	2	S	\$	set CCR with An – s	Compare An to source
	BWL	#n,d		ď	Ŀ	d	ď	ď	ď	d	ď	<u>d</u>		-	S	set CCR with d - #n	Compare destination to #n
CHPH 4	BWL	(Ay)+,(Ax)+	-++++	-	-	-	8	-		-	-	- '	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and
)Bcc	W	Dn.addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	١ -	-	-	if cc false then { On-1 → On	Test condition, decrement and branch
																if Dn ↔ -1 then addr →PC )	(IG-bit ± offset to address)
ZYIC	W	s.On	··***O	В	-	s	s	s	2	2	S	s	s	2	2	±32bit Dn / ±16bit s → ±Dn	Dn= [ IG-bit remainder, IS-bit quatient )
נוצוכ	W	s.On	-***0	В.	Ι-	s	5	s	2	2	5	s	Š	s	s	32bit On / I6bit s → On	On= [ 16-bit remainder, 16-bit quotient )
		Dn.d	~**00	<u> </u>	+	d	ä	ä	ď	d	d	1 6	-			Dn XDR d → d	
		#n.d	-**00	ď	F	8	d	d	d	a							Logical exclusive OR Dn to destination
		_		0	Ι-	_	_	<del></del>			d	d	-	_ •		#n XDR d -> d	Logical exclusive OR #n to destination
	B	#n,CCR		_	-	-	<u> </u>	<u> </u>	-	· ·	<u> </u>	<u>  -</u>	-	-		#n XOR CCR → CCR	Logical exclusive OR #n to CCR
ORI'	W	#n,SR	wwawa	-	-	-	-			<u> </u>	-	٠.	-		\$	#n XOR SR → SR	Logical exclusive OR #n to SR (Privilege
XG	L	Rx,Ry		E	B	-	-	-	•	-	-	<u>  - </u>	-	-	-	register ←→ register	Exchange registers (32-bit only)
	24.44	On	-**00	d	-	-	-	-	-	-	-	-	-	-	-	On.B → On.W   On.W → On.L	Sign extend (change .0 to .W or .W to .L
EXT	WL				1	-	-	-	-	-	-	١.	-		1-	PC → -(SSP); SR → -(SSP)	Generate Megal Instruction exception
	WL			٠	-				<del></del>	d		4	4	d	$\vdash$		
LLEGAL	WL	Ч			-			۱ -	Ιď							1.4 – <b>7</b> n.	Liums to affactive address of dectination
LLEGAL Imp	WL	q			-	В	-	-	4		d				-	1d → PC	
LLEGAL JMP JSR	WL	d			-	d	-	-	ď	d	Д	d	ď	đ	-	$PC \rightarrow -(SP)$ : $Td \rightarrow PC$	push PC, jump to subroutine at address
LLEGAL JMP JSR LEA	WL	d s,Ån		•	-	В	_	-		2 q		d		d s	-	PC $\rightarrow$ -(SP); $\uparrow$ d $\rightarrow$ PC $\uparrow$ s $\rightarrow$ An	push PC, jump to subcoutine at address Load effective address of s to An
LLEGAL IMP ISR .EA	, Ar	d		•	-	d	-	-	ď	d	Д	d	ď	đ	-	$PC \rightarrow -(SP)$ : $Td \rightarrow PC$ $Ts \rightarrow An$ $An \rightarrow -(SP)$ : $SP \rightarrow An$ :	push PC, jump to subroutine at address Load effective address of s to An Create local workspace on stack
LLEGAL IMP ISR EA INK	L	s,An An,#n		-	-	d	-	-	ď	2 q	Д	d	ď	d s	-	$PC \rightarrow -(SP)$ : $Td \rightarrow PC$ $Ts \rightarrow An$ $An \rightarrow -(SP)$ : $SP \rightarrow An$ : $SP + \#n \rightarrow SP$	push PC, jump to subroutine at address Load effective address of s to An Greate local workspace on stack (negative n to allocate space)
LLEGAL IMP ISR EA INK	L	d s,Ån An,#n Dx,Dy		-	-	d	-	-	ď	2 q	Д	d	ď	d s	-	$PC \rightarrow -(SP)$ : $Td \rightarrow PC$ $Ts \rightarrow An$ $An \rightarrow -(SP)$ : $SP \rightarrow An$ : $SP + \#n \rightarrow SP$	push PC, jump to subroutine at address Load effective address of s to An Greate local workspace on stack (negative n to allocate space) Logical shift Dy, Dx bits left/right
LLEGAL IMP ISR EA INK	L BWL	s,An An,#n		-	-	d d	-	-	d s -	2 q	Д	d s	ď	d s	5	$PC \rightarrow -(SP)$ : $Td \rightarrow PC$ $Ts \rightarrow An$ $An \rightarrow -(SP)$ : $SP \rightarrow An$ : $SP + \#n \rightarrow SP$	push PC, jump to subroutine at address Load effective address of s to An Greate local workspace on stack (negative n to allocate space) Logical shift Dy, Dx bits left/right Logical shift Dy, #n bits L/R (#n: 1 to 8)
LLEGAL IMP ISR EA INK	L	d s,Ån An,#n Dx,Dy		-	-	d	-	-	ď	2 q	Д	d s -	ď	d s	5	$PC \rightarrow -(SP)$ : $Td \rightarrow PC$ $Ts \rightarrow An$ $An \rightarrow -(SP)$ : $SP \rightarrow An$ : $SP + \#n \rightarrow SP$	push PC, jump to subroutine at address Load effective address of s to An Greate local workspace on stack (negative n to allocate space) Logical shift Dy, Dx bits left/right Logical shift Dy, #n bits L/R (#n: 1 to 8)
LLEGAL IMP ISR EA INK SL SR	L BWL	d s,An An,#n Dx,Dy #n,Dy d		-	- E	d d	- - - d	- - - d	d s -	- - - d	- - - -	d s -	d s -	d s -	-	$\begin{array}{c} PC \rightarrow -(SP); \ Td \rightarrow PC \\ Ts \rightarrow An \\ An \rightarrow -(SP); \ SP \rightarrow An; \\ SP + \#n \rightarrow SP \\ \hline \\ C \rightarrow \\ \hline \\ C \rightarrow \\ \hline \end{array}$	push PC, jump to subroutine at address Load effective address of s to An Greate local workspace on stack (negative n to allocate space) Logical shift Dy, Dx bits left/right Logical shift Dy, #n bits L/R (#n:1 to 8) Logical shift d bit left/right (.W only)
LLEGAL IMP ISR EA INK SL SR SR	BWL BWL	d s,An An,#n Dx,Dy #n,Dy d	****	- e d	-	d d s d B	- - - d	- - - d	- d	- d	- d	d s - d e		d s - - - - s	s*	$\begin{array}{c} PC \rightarrow -(SP): Td \rightarrow PC \\ Ts \rightarrow An \\ An \rightarrow -(SP): SP \rightarrow An: \\ SP + \#n \rightarrow SP \\ \hline \\ c \rightarrow \\ c \rightarrow$	push PC, jump to subroutine at address Load effective address of s to An Greate local workspace on stack (negative n to allocate space) Logical shift Dy, Dx bits left/right Logical shift Dy, #n bits L/R (#n:1 to 8) Logical shift d 1 bit left/right (.W only) Move data from source to destination
LLEGAL IMP ISR EA INK SL SR AOVE *	BWL W BWL	d s,An An,#n Dx,Dy #n,Dy d s,d s,CCR	***0*	6 G	- E	d d s d B s	- d	- - d B	- d	d s d e s s	- d	d s - d e s	d s		2 2,	$\begin{array}{c} PC \rightarrow -(SP); \ Td \rightarrow PC \\ Ts \rightarrow An \\ An \rightarrow -(SP); \ SP \rightarrow An; \\ SP + \#n \rightarrow SP \\ \hline \\ c \rightarrow & \\ c \rightarrow & \\ \hline \\ c \rightarrow & \\ c \rightarrow & \\ \hline \\ c \rightarrow & \\ \\ c \rightarrow & \\ \hline \\ c \rightarrow$	push PC, jump to subroutine at address Load effective address of s to An Ereate local workspace on stack (negative n to allocate space) Logical shift Dy, Dx bits left/right Logical shift Dy, #n bits L/R (#n:1 to 8) Logical shift d i bit left/right (W only) Move data from source to destination Move source to Condition Code Registe!
LLEGAL IMP ISR EA INK SL SR AOVE 3 HOVE 4	W BWL	d s,An An,#n Dx,Dy #n,Dy d s,d s,CCR s,SR	***0*	- c c c c c c c c c c c c c c c c c c c	- E	d d s d B s s	- - - - - - -	- - di B	- d - d - e - s	- d e s	- d e s	d s d e s	d s		s*	$\begin{array}{c} PC \rightarrow -(SP): Td \rightarrow PC \\ Ts \rightarrow An \\ An \rightarrow -(SP): SP \rightarrow An; \\ SP + \#n \rightarrow SP \\ \hline \\ c \rightarrow \bot \\ c \rightarrow \bot \\ \hline \\ c \rightarrow \bot \\ c \rightarrow \bot \\ \hline \\ c \rightarrow \bot \\ c \rightarrow \bot \\ \hline \\ c \rightarrow \bot \\ c \rightarrow \bot \\ \hline \\ c \rightarrow \bot \\ \hline \\ c \rightarrow \bot \\ \\ c \rightarrow \bot \\$	push PC, jump to subroutine at address Load effective address of s to An Create local workspace on stack (negative n to allocate space) Logical shift Dy, Xb bits left/right Logical shift Dy, #n bits L/R (#n: 1 to 8) Logical shift d I bit left/right (W only) Move data from source to destination Move source to Condition Code Register Move source to Status Register (Privileg
LLEGAL DMP JSR EA JNK SL SR MOVE MOVE MOVE MOVE MOVE	BWL W BWL	d s,An An,#n Dx,Dy #n,Dy d s,d s,CCR s,SR	***0*	6 G	- P	d d s d B s s d	- - - d B S	- d B S		d s d e s s d d		d s d e s s s d	d s		- S S	$\begin{array}{c} PC \rightarrow -(SP); \ Td \rightarrow PC \\ Ts \rightarrow An \\ An \rightarrow -(SP); \ SP \rightarrow An; \\ SP + \#n \rightarrow SP \\ \hline \\ C \rightarrow \\ C \rightarrow \\ \hline \\ C \rightarrow \\ \hline \\ C \rightarrow \\ C \rightarrow \\ \hline \\ C \rightarrow \\ C \rightarrow \\ \hline \\ C \rightarrow \\ C \rightarrow$	push PC, jump to subroutine at address Load effective address of s to An Greate local workspace on stack (negative n to allocate space) Logical shift Dy, Dx bits left/right Logical shift Dy, #n bits L/R (#n: 1 to 8) Logical shift d 1 bit left/right (.W only) Move data from source to destination Move source to Condition Code Register Move Status Register to destination
LLEGAL IMP ISR EA INK SL SR AOVE 3 HOVE 4	W BWL	d s,An An,#n Dx,Dy #n,Dy d s,d s,CCR s,SR	***0*	- c c c c c c c c c c c c c c c c c c c	- E	d d s d B s s	- - - - - - -	- - di B	- d - d - e - s	- d e s	- d e s	d s d e s	d s		s*	$\begin{array}{c} PC \rightarrow -(SP): Td \rightarrow PC \\ Ts \rightarrow An \\ An \rightarrow -(SP): SP \rightarrow An; \\ SP + \#n \rightarrow SP \\ \hline \\ c \rightarrow \bot \\ c \rightarrow \bot \\ \hline \\ c \rightarrow \bot \\ c \rightarrow \bot \\ \hline \\ c \rightarrow \bot \\ c \rightarrow \bot \\ \hline \\ c \rightarrow \bot \\ c \rightarrow \bot \\ \hline \\ c \rightarrow \bot \\ \hline \\ c \rightarrow \bot \\ \\ c \rightarrow \bot \\$	Create local workspace on stack (negative n to allocate space) Logical shift Dy, Dx bits left/right Logical shift Dy, #n bits L/R (#n: 1 to 8) Logical shift d 1 bit left/right (W only) Move data from source to destination Move source to Condition Code Register Move source to Status Register (Privileg

Opcode	Size	Operand	CCR	E	ffac	tiva .	Addres	<b>5</b> 5=5	OUTCE.	d=destina	ition, e:	=eithe	r. i=dis	placemen	t	Operation	Description
	BWL	s.d	XNZVC	Da	An	(An)	(An)+	-(An)	(i,An)	(iAn.Ha)	ebs.W	abs.L		(i,PC,Rn)			
MOYEA*	WL	s,An		S	8	S	2	s	8	2	2	s	5	s	5	s → An	Move source to An (MOVE s.An use MOVEA)
WOLEN	WL	Rn-Rn,d		-	-	В	-	р	d	q	٩	d	Ţ-	+	-	Registers → d	Move specified registers to/from memory
		s,Rri-Rri		-	-	Š	S	•	8	. 5	5	s	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVED	WL	On,(i,An)	****	s	+	-	-	-	ď	1	٠	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
		(i,An),Do		q	-	-	-	-	8	-	-	-	-	-	-		(Access only even or add addresses)
WOAEG,	L	#n,On	-**00	d	Ŀ	-	<u> </u>	-	•	-	-	<u> </u>	. •	•		#n → On	Move sign extended 8-bit #n to Dn
MULS	W	s.On	-**00	9	-	S	S	8	8	s	2	s	2	S	2	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	8	-	S	s	. 5	S	8	s	s	2_	s	\$	lGbit s * 1Gbit On → On	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	8	d	*U*U*	đ	-	ď	d	d	д	d	_d	ď	-	•	Ŀ	D-d <sub>D</sub> -X → d	Regete BCD with extend, BCD result
NEG	BWL		****	d	-	4	d	7	q	d	ď	g	_ •	-	-	q → q	Regate destination (2's complement)
NEGX	BWL	d	****	d	-	4	4	Ь	q	d	р	ď	٠	1	-	D-q-X → q	Negate destination with eXtend
HOP				-	-	-	-	•	-	-	•	<u> </u>	-	_:	-	None	No operation occurs
NOT	BWL		~**00	d	-	ф	d	d	В	d	٦	d	-	-	Ŀ	NDI(¶) → ¶	Logical NOT destination (I's complement)
OR 4	BWL		~**00	6	-	S	S	8	8	5	8	8	s	2		s DR On → Dn	Logical OR
		On,d		8	-	4	<u>d</u>	4	В	d	d	<u>d</u>		-	-	Dn DR d → d	(ORI is used when source is #n)
ORI 4	BWL		-**00	ď	-	d	д	Ь	д	d	Ъ	ď	-			#n DR d → d	Logical OR #n to destination
ORI 4	B :	#n,CCR	BEBBE	-	-	-	<u> </u>		-	-	-	·	<u>.                                    </u>	•		#n DR CCR → CCR	Logical DR #n to CCR
DRI 4		#n,SR	na za na pa pa	-	-	•	-	-	-			٠.	-	-	s	#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	L	8		-	٠	S	-		_5	s	S	S	Š	s	-	↑s → -(SP)	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-		-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx.Dy	**O*	6	-	-	-	•	-	-	-	-	•	-	-	C-4	Rotate Dy, Ox bits left/right (without X)
RDR		#n,Dy		q	-	-	-	-	•	-	-	•	-	-	2		Rotate Dy, #n bits left/right (#n: 1 to 8)
DD91		d	***0*	_	_	q	d	d	В	d_	4	_d	-	-	-		Rotate d I-bit left/right (.W only)
ROXL	RMF	Dx,Dy	"	8	-	-	-	-	-	•	-	-	-	-	-	C-AL-X	Rotate Dy. Dx bits L/R, X used then updated
KUAK	W	#n,Dy d		q	•	- d	- d	4	9			- •	-	•	s	X-	Rotate Dy, #n bits left/right (#n: 1 to 8)
RTE	Ħ	10		-	-	-	-			d	d	d -	-		Ŀ		Rotate destination I-bit left/right (.W only)
RIR		<u> </u>	ZEVOD	÷	-	-	-		-	-	-		-	-	-	$(SP) \rightarrow SR; (SP) \rightarrow PC$	Return from exception (Privileged)
RTS		<u> </u>		-	-	-	<del>-</del>	-	-		-	-	-	-	-	$(SP) \rightarrow CCR, (SP) \rightarrow PC$	Return from subroutine and restore CCR
28CO	A	Dv.Ox	*(]*()*	-	-	-	-	-	<u> </u>	<u></u>	-			<u> </u>	<u> -</u>	(SP) → → PC	Return from subroutine
2000	0	-(Ay)(Ax)	G	B	-	-	_	í	-		-		-	-	-	$Dx_0 - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and extend bit from
Scc	8	q -(wyy-(wx)		-	Ĥ	-	ď	e d		d	-	d	-	-	-	$\frac{-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}}{\ f\ _{CC} \text{ is true then } f's \rightarrow d}$	destination, BCO result
OCC	ь	0		u		0	G.	6	6	Ð	C	O	-	-	-	size O,z → q	If co true then d.B = 11111111
9012		#a	HERRE	-		_	<u> </u>	_	_	-	-	-					elsa d.B = 00000000
SUB 4	BWL.		*****	-	5	- s	<del></del>	2	s				-	-	2,	#n → SR; STOP Dn - s → Dn	Move #n to SR, stop processor (Privileged)
200	DIFE.	On.d		6	ď	ď	s d	ď	q   z	s d	д 2	s d	2	S	2		Subtract binary (SUB) or SUBO used when
SUBA 4	WL	s,An		S	B	S	2	2	2	_	2	5				d - Dn → d	source is #n. Prevent SUBD with #n.L)
SUBI 4	BWL	#n.d	****	<u>-</u>	F	<u>в</u>	ď	9	д 2	a d	_ <u>r</u>	q	5	8	2	An - s → An d - #n → d	Subtract address (W sign-extended to .1)
SUBQ 4	BWL	#n.d	****	d	d	ď	ď	d	-	d	d	d	<u> </u>		\$	d - #n → d	Subtract immediate from destination
		Dy,Ox	****	u E	ч	ų	-	-	-	-	-	-	-	<u> </u>	2	Dx - Dv - X → Dx	Subtract quick immediate (#n range: 1 to 8)
Juun	DILE	-(Ay),-(Ax)		-	ايا	_	:	e e	[	-	[ '	-	:	:	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	Subtract source and eXtend bit from destination
SWAP	VI	Dn	~**00	ď	H	-	<u> </u>	-	<u> </u>	-	<u> </u>	<del>-</del>	<u> </u>	-	Ė	bits[3]:16]	
TAS	8	q	-**00	4	H	<u>д</u>	ď	ď	d		_ 	d	-	<u> </u>	Ė	test d->CCR: 1 ->bit7 of d	Exchange the 16-bit halves of Dn  N and Z set to reflect d, bit? of d set to 1
TRAP	'n	#n			H		<u> </u>	_ u	-	-	u	-	-	-	5	PC→-(SSP);SR→-(SSP);	
INAL		12.81				-	1 -	-	•	•	•	l <sup>-</sup>	-	`	Z	(vector table entry) → PC	Push PC and SR. PC set by vector table #n
TRAPV				_	⊢	_	_	-	-	-	_	-	-		H	If Y then TRAP #7	(#n range: 0 to 15)
TST	BWL	4	-**00	ď	H		4	4	-	d	d	ď	-	-	-	test d → CCR	If overflow, execute an Overflow TRAP
UNLK	UITE	An		-	7	-	-	-	-	<u>u</u>	1	T T	-	-	ŀ	An $\rightarrow$ SP; (SP)+ $\rightarrow$ An	N and Z set to reflect destination
THILL	BWL	an s.d	XNZVC			(An)	l	-(An)	l .	(i.An,Rn)	Bbs.W	nho I	1.	(i,PC,Ro)	#	All 7 or; (or)+ 7 An	Remove local workspace from stack
	BILL	3,0	1	Dit	БШ	WIII	TR47*	(AII)	(ILMII)	(continu)	805.6	3777	(LUTU)	(4,F6,K(1)	#11		<u></u>

Cor	Condition Tests (+ OR. 1 NDT, ◆ XOR; * Unsigned, * Alternate cc )									
CC	Condition	Tast	CC	Condition	Test					
T	true	1	YC	overflow clear	ĮŸ					
F	false	0	YS	overflow set	V					
HI	higher than	!(C + Z)	PL	plus	IN					
LS*	lower or same	C + Z	MI	minus	N					
HS", CC*	higher or same	1C	GE	greater or equal	!(N ⊕ Y)					
LO°, CS°	lower than	C	LT	less than	(N ⊕ Y)					
NE	not equal	17	GT	greater than	![(N ⊕ ∀) + Z]					
EO	equal	1	LE	less or equal	(N ⊕ Y) + Z					

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
  Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination B Either source or destination
- #n Immediate data, I Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only: all others are byte only
  Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (IS-bit)
- CCR Condition Code Register (lower 8-bits of SR)
- N negative, Zzero, V overflow, C carry, X extend
- \* set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined
- 4 8ranch sizes: .B or .S -128 to +127 bytes. .W or .L -32768 to +32767 bytes

2004-2006 Assembler automatically uses A, I, D or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Nom:	Prénom :	
	DOCUMENT RÉPONSE À	

## Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.W \$5006,(A1)+		
MOVE.W #36,4(A1)		
MOVE.B 3(A2),-4(A1,D1.L)		
MOVE.L -8(A1),-32(A1,D0.W)		

## Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	v	C
\$5A + \$A5	8					
\$7F8C + \$2000	16					
\$FFFFFFF + \$FFFFFFF	32					

## Exercice 3

Valeurs des registres après exécution du programme.  Utilisez la représentation hexadécimale sur 32 bits.						
<b>D1</b> = \$	D3 = \$					
<b>D2</b> = \$	<b>D4</b> = \$					

Exercice 4			
IsNumber			

	Atcilitecture des ordinate	urs – EPITA – S3 – 2017/201	8
GetSum			
<u> </u>			
!			

	Architecture des ordinate	eurs — EPITA — S3 — 2017/2	.018
CheckSum			
]			