Contrôle S3 Architecture des ordinateurs

Durée: 1 h 30

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le PC) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales:

D0 = \$0004FFFF A0 = \$00005000 PC = \$00006000

D1 = \$FFFF0005 A1 = \$00005008 D2 = \$FFFFFFF A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits N, Z, V et C du registre d'état.

Exercice 3 (3 points)

Donnez quelques instructions qui modifient la valeur de **D1** afin de lui donner les valeurs présentent sur le document réponse. Pour chaque cas, la valeur initiale de **D1** est \$76543210. <u>Utilisez uniquement les instructions ROR, ROL ou SWAP</u>. Répondez sur le <u>document réponse</u>.

Exercice 4 (2 points)

Répondez aux questions sur le document réponse.

Contrôle S3

Exercice 5 (6 points)

Soit le programme ci-dessous :

```
Main
             move.l #$23456789,d7
next1
             moveq.l #1,d1
             tst.b
                     d7
             bmi
                     next2
             moveq.l #2,d1
next2
             moveq.l #1,d2
             tst.w
                     d7
             bpl
                     next3
             moveq.l #2,d2
next3
             clr.l
                     d3
            move.w
                    #$4321,d0
loop3
             addq.l
                    #1,d3
             subq.b
                     #1,d0
             bne
                     Loop3
next4
            clr.l
                     d4
                    #$44,d0
            move.w
loop4
            addq.l
                    #1,d4
            dbra
                     d0,loop4
                                   ; DBRA = DBF
next5
            clr.l
                    d5
            moveq.l #10,d0
loop5
            addq.l #1,d5
            addq.l
                    #1,d0
            cmpi.l
                    #30,d0
            bne
                    loop5
next6
            moveq.l #1,d6
            cmp.b
                    #$70,d7
            blt
                    quit
            moveq 1 #2,d6
quit
            illegal
```

Complétez le tableau présent sur le document réponse.

Орсос		ze Opera		CCR							1111	1-1	Y 4Y . W	OWÉ	jwep	-displac	_AS	yь	8K.htm Copyri	ght © 2004-2007 By: Chuck Kelly
1	BY			XNZV		<u>[]</u>	An	(An)	Ani+ ISS	./A-1	((Aa)	u=oesta 7: t= o-	1800),	i9=9	mer, i	=displac PC) (i,Pl	emen	i	Dperation	Description
1800	B	Dy.Dx		*U*U		E	-	(MII)	1111	-(AII)	(LAII)	(LAILKII	/ BOS.	1 80	3.L (I,	PE) (i,PE	i.Kn)	#11	. [
		-(Åy),-(_			_	- 1	-	-	'	-	•	•	-	$Dy_0 + Dx_0 + X \rightarrow Dx_0$	Add BCD source and eXtend bit to
ADD *	- RY	L s.Dn		****	*	-		-	-	6		-	-	1	—			<u>-</u>	$-(Ay)_{ij} + -(Ax)_{ij} + X \rightarrow -(Ax)$	_{IO} destination, BCD result
NDD	101	Dn.d			- 1	e e	s d	2	S	2	s	S	s	1		- 1	;	s*	s + On → On	Add binary (ADDI or ADDQ is used whe
ADDA *	W					_			d	đ	d	ď		1.5	-				On + d → d	source is #n. Prevent ADDQ with #n.L)
ADDI 4		L #n,d		***		2	е	2	S	S	S	8	S	1		5 .		S	s + An → An	Add address (.W sign-extended to .L)
1000	BW			****	4	-	-	d	d	d	q	d	d	E		· [·			#n + d → d	Add immediate to destination
LODX		L Dy.Dx	-	***	+	ď	4	d	q	d	d	<u>d</u>	d	d	<u> </u>				#n + d → d	Add quick immediate (#n range: 1 to 8)
KUUA	On	L 0 y, 0 x -(Ay), -(/				E	-	-	-	-	-	-	-	-	. .	. -		-	Dy + Dx + X → Dx	Add source and eXtend bit to destination
ND 4	8₩	-(Ry),-(/		**00	+	-1	1	-	-	B	-	-	<u> -</u>	-				-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	The second of the best and the
FLAD .	ווט		-	· * " () (1	g	-	2	2	S	s	2	2	2		3		s ⁴	s AND On → On	Logical AND source to destination
NOI 4	Dut	On,d L #n,d		**00		B	-	q	d	ď	d	ď	d	d		-			Dn ANO d → d	(AND) is used when source is #n)
						d	-	d	d	d	d i	d	þ	d	-	-			#n AND d → d	Logical AND immediate to destination
NDI 4	<u> B</u>	#n,CCR		英世界 里	1.	-	-	-	-	l	-	-	-	1 -	-	-			#n AND CCR → CCR	Logical AND immediate to CCR
NOI 4	W	#n,SR		经被抵抗			-		-	- [-	-	-	-		-		2	#n AND SR → SR	Logical AND immediate to SR (Privilege
SL	RM	Dx,Dy	*	***	h	E	-	-	-	-	-	-	-	T -	1-	-	_	-	Š 1	Arithmetic shift Dy by Dx bits left/right
SR	l	#n.Dy			ļ	4	-	-	-	-	-	-] -	-	-	_		s		Arithmetic shift Dy #n bits L/R (#n: 1 t
-	W	d			L	-1	-	d	d	d	ď	d	4	ď	-	-	- 1		X X	Acidematic shift of the total Control of
CC	BW	address	-		-	-	-	-	-	- -	-	-	-	-	-		_	_	if cc true then	Arithmetic shift ds I bit left/right (.W or
215	_	<u> </u>				\perp			1										address → PC	Branch conditionally (cc table on back)
CHG	BI	. On d		_ *	e		-	d	ď	d	d	ď	d	d	+-		\dashv		NOT(bit number of d) \rightarrow Z	(8 or 16-bit ± offset to address)
,		#n.d	ĺ		d	11.	-	đ	ď	4	ď	ď	ď	ď	1 -	1.		8	NOT(bit n al d) → bit n of d	Set Z with state of specified bit in d the
CLR	Bl	. On,d	7	*	2	Π.	-	d	1	d	1	d	7	d	+-	_	_	-	NOT(bit number of d) \rightarrow Z	invert the bit in d
	Ĺ_	#n,d			d	١ .	-	dļ,	1	4	ď	ď	ď	ď	1 -	١.	- 1		nu (on number of d → bit number of d	Set Z with state of specified bit in d then
?A	BM3	address ²			-	1		- -	_	-	_	-	-	-	+-	-	_			clear the bit in d
SET	B L	Dn,d	7=	*	e	十	-		<u> </u>	4	4	d	Ь		+-	+		- i - i	address > PC	Branch elways (8 or 16-bit ± offset to a
		#n,d			ď	۱ ا	. .		- 1	_	4	ă	ď	q	1			- [[NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
R	BM3	address?	7==		١.	+-	+	-	—		-	-	-	-					l → bit n of d	set the bit in d
ST	BL	On,d		*	g	Η-	+,				-	-			-	ļ ·			$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offs:
i		#n,d	İ		ان		. '			. 1	4	d	d d i	d	d	ď	- 1		$VOT(bit On of d) \rightarrow Z$	Set Zwith state of specified bit in d
K	W	s.Dn	-*	טטט	E	┧_	1	+						d	d	<u>d</u>	—ŧ		$VOT(bit \# n \text{ of } d) \rightarrow Z$	Leave the bit in d unchanged
R	BWL	d		100	d	+-	1 2				2	\$	S	S	S	3	!		f On <o on="" or="">s then TRAP</o>	Compare On with 0 and upper bound (s)
		s,On	1	***	9	s			`		<u>d </u>	d	d	d	-	<u> </u>			l→d	Clear destination to zero
PA 4	WL	s.An	- *	***	5	1 2			- i		2	S	2	5	S	S			et CCR with On — s	Compare On to source
		#n.d		***	d	1 6					S	S	S	S	2	S	_[5	2 2	et CCR with An – s	Compare An to source
		(Åy)+.(Åx)	1	***	_0	╀╌					4	d	d	ď	-		5	S	et CCR with d - #n	Compare destination to #n
CC	W	On,addres			_	╀	<u> </u>	E	<u> </u>		- _	-	-	-	<u> </u>	-	_ -	S	et CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and
	"	on,augres			•] -	-	-	-	٠ ٠	-	•	-	-	-	-	-	·	cc false then { On-1 -> On	Test condition, decrement and branch
S	W	_ D	-	**0		L	1	_ _	- -						<u>L</u>].		(16-bit ± offset to address)
<u>.</u>		z,Dn		_ 1	E	Ŀ	2		3		<u>.</u>	S	S	S	2	s	1 5	±	32bit Dn / ±16bit s → ±Dn	On= [16-bit remainder, 16-bit quotient]
		s,Dn		**0	Ę	Ŀ	5		2	s		2	S	s	2	s			2bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
1	BWL	Un,d		*00	2	<u> </u> -	d	d	d	d		d	d	ď	 -	-	1,0	٠ ١	n XOR d → d	bit- [io-air remainder, lo-bit quotient]
11	3WL		*	*00	đ	-	<u>d</u>	d	d	d		d	d	d	-	╁	s		n XOR d → d	Logical exclusive OR On to destination
		#n,CCR	521	200	-	l -	-	 -	-	-			-	-	-	+	12		n XOR CCR → CCR	Logical exclusive OR #n to destination
	W	#n,SR	BBI	# 25 m	-	-	 -	T -	T -		+	-	_		<u> </u>	 	-			Logical exclusive OR #n to CCR
	U	Rx,Ry			e	8	-	 -	 -	-	\dashv	_ +	_	-	-	-	5		n XOR SR → SR	Logical exclusive OR #n to SR (Privileged
	WL	Dn	-**		ď	-	-	 _	┿.		-	_	-	-		<u> </u>	╀	ļre	gister 👉 🗕 register	Exchange registers (32-bit only)
GAL					-	-	-	+	 	╅	_		_	-	<u> </u>	 	+	- Ui	n.B → On.W On.W → On.L	Sign extend (change .B to .W or .W to .L)
	٦,	1			_		1	 -	+	l		- -	-	-	-	-	+-	14	C→-(22h): 2K→-(22b)	Generate Illegal Instruction exception
-	-1				\exists		4			d		d	<u>d </u>	q	d	d	1:		d → PC	Jump to effective address of destination
		r,An			7		_	-	<u> </u>	d		d	ď	d	ď	ď	-	PE	$C \rightarrow -(SP)$; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address o
			<u> </u>		4	8	8	ļ <u>-</u>	┵	8	Ш.	8	8	S	S	S	1-	1:	s → An	Load effective address of s to An
ı	- 1	ln,#n			-	-	-	-	-	-		-	-	-	-	-	★			Create local workspace on stack
	ilii I			_	_						_L_					1				(negative n to allocate space)
18	WL [***	Ι,	2	-	-	-		-		-	-	-	-	-	† -		X-4-1	Innical shift No. Co. La. 1.677 14
		In.Dy		1	1	-	-	-	-	-	1	-	.	-	-	_	s			Logical shift Dy, Dx bits left/right
	H d		L			<u>.</u>]	đ	d	ď	d		d	d	ď	-	_	"	1	□→C	Logical shift Dy. #n bits L/R (#n: 1 to 8)
	WL s		_**	00 8	:	s	6	Е	E	8	~		—	e	5	2	S	_		Logical shift d I bit left/right (W only)
		.CCR	#SE	ES S	:	-	s	s	2	8				5	5		-			Move data from source to destination
		.SR	発展器		-	-	s	s	5	8			_	_		5	S		→ CCR	Move source to Condition Code Register
		R.d		1		-	ď	d	d	1 6				2	S	2	2		→ SR	Move source to Status Register (Privilege:
-		SP,An			+	đ	<u> </u>	-	<u>"</u>					<u>d</u>	-		ļ-		<u>→d</u>	love Status Register to destination
ļ		n.USP				2	_	, -	-	-	.	.	-	-	- [•	[-]		P→An	Aove User Stack Pointer to An (Privileged
B			XNZ	vc n	1 /		78.5	(AB)+	 	7	4			┙		-	<u> </u> -	Áπ	→ USP	love An to User Stack Pointer (Privileged
(123	r E. F	xn l	ALLO,	v - Illir	111	ars II	****	LIANL	(An)	(i,An)	1 1 1 1 1	Rn) ab	tie f	11	(i_PC)	(i,PC,Rn)	*	_		m and amay market A. (14) is dis

Opcode	Size	Operand	CCR	Т	Effa	ctive	Addre	ES S=S	OUPCE.	d=destin	ation e	=eithe	r i=di	solacemen	ı	Operation	Description
	BWL	s,d	XNZVC	On	ı An					(i,An,Rn)				(i,PC,Rn)		Diet Briefs	
MOYEA	WL	s.An		S	Е	S	\$	s	S	3	s	S	s	S	3	s → Ån	Move source to An (MOVE s.An use MOVEA)
MDAEM,	WL	Rn-Rn.d		-	T -	8	٠.	d	d	đ	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	2	2	-	8	8	z	s	Ś	z		s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL			S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
L		(i.An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	(i,An) → Dn_(i+2,An)_(i+4,A	(Access only even or odd addresses)
MOYEQ*	_	#n,On	-**00	d	<u> -</u>	-	-		-	-		-	·	-	s	#n → Dn	Move sign extended 8-bit #n to On
MULS	W	s,On	-**00	9	-	s	S	8	S	23	S	Š	s	s	2	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,On	-**00	9	-	S	3	S	8	2	s	s	2	s	5	lGbit s * lGbit On → On	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	4	<u> -</u>	d	d	d	d	d	д	d	-	-	-	O - do - X → d	Negate BCO with eXtend, BCO result
NEG	BWL		****	d		ф	d	d	ď	d	d	ď	-	•	-	O - d → d	Negate destination (2's complement)
NEGX	8WL	ď	****	d	-	ď	ď	d	d	d	ď	d	-	-	•	0 - d - X → d	Negate destination with eXtend
NOP		ļ		<u> -</u>	-	•	-	-	~	-	-	<u> - </u>	-	-	-	None	No operation occurs
NOT	BWL		-**00	d	<u> -</u>	d	d	d	d	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (I's complement)
OR 4	BWL		**00	g	-	S	S	s	S	\$	S	s	S	s	s	s DR Dn → Dn	Logical OR
COLÀ	5002	On,d	1100	В	٠.	d	<u>d</u>	d	<u>d</u>	d	1	d	٠	-	-	On OR d → d	(ORI is used when source is #n)
ORI*	BWL	#n,d	-**00	d	١-	d	d	ď	d	d	d	d	٠	-		#n DR d → d	Logical OR #n to destination
ORI 4	8	#n,GCR	BEERE	-	-	•	-	-	-	-	٠	-	-	-		#n OR CCR → CCR	Logical DR #n to CCR
ORI 4	W	#n.SR	3823B	<u> </u>	-	-	-	-	٠		~	-	•	٠	_	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	l.	5		<u> -</u>	-	\$	-	-	8	\$	8	2	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET	BUH	0.0		-	-	-	-	-	-	-	+	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
RDL ROR	RMT	Dx,Dy	~**0*	8	-	-	٠	-	-	-	-	-	-	~	-	C-4-T-4	Rotate Dy, Dx bits left/right (without X)
KUK	W	#n,Oy d		ď	-	7	-	-	-	-	-	-	-	-	S		Rotate Dy. #n bits left/right (#n: 1 to 8)
ROXL		o Ox,Oy	***0*	ļ <u> </u>	-	4	d	d	d	ď	d	ď	•		-		Rotate d I-bit left/right (.W only)
ROXR	BIFL	#n,Oy		9	-	-	-	•	-	-	-	•	-	-	-	C-4	Rotate Dy, Ox hits L/R, X used then updated
NOM	W	d d		u		ď	ď	d	ď	d	d	ď	-	-	5	X-41 b	Rotate Dy, #n bits left/right (#n: 1 to 8)
RTE	-"-	<u> </u>		-	H	-	u	-		_ u		_	<u>.</u>	-	_		Rotate destination I-bit left/right (.W only)
RTR			*****	-		_	-		-	-	-	-		-	-	$(SP)+ \rightarrow SR: (SP)+ \rightarrow PC$	Return from exception (Privileged)
RIS				-	-	-			-	<u>-</u>	-		-			$(SP) + \rightarrow CCR, (SP) + \rightarrow PC$	Return from subroutine and restore CCR
SBCO	В	Dy.Dx	*U*U*	6			-		-		-	-		-		(SP)+ → PC	Return from subroutine
0000	_	-(Ay),-(Ax)]]	_		8	-		-	-	-			$Dx_0 - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCO source and extend bit from
Sec	В	4.371 (104)		ď	-	d	ď	- d	E I	- 1	-	- d	-		-	$\frac{-(Ax)_{D}(Ay)_{D} - X \rightarrow -(Ax)_{D}}{\text{If cc is true then i's } \rightarrow d}$	destination, but result
	_	_				u	"	"	۱ "		٠ <u> </u>	ü	-	•	-	else O's \rightarrow d	If cc true then d.8 = 11111111
STOP		#n	SESS	_	-		-		_		_		•	-	_		else d.B = 00000000
	BWL		****	e	2	\$	s	5	S	<u>z</u>	s	5					Move #n to SR, stop processor (Privileged)
		On,d		e	q ₄	ď	ď	ď	ا	ď	ď	d	S -	2			Subtract binary (SUB) or SUBO used when source is #n. Prevent SUBO with #n.L)
SUBA 4		s,An		s	e	S	2	2	s		s	\$	5				
		#n,d	****	ď	-	d	ă	d	ä	1	- d	d	-				Subtract address (.W sign-extended to .L) Subtract immediate from destination
		#n,d	****	d	ď	ď	ď	d	1	-		d	-				Subtract quick immediate (#n range: 1 to 8)
	BWL		****	Ē	-	-	-	-	-			-					Subtract source and extend bit from
		-(Ay),-(Ax)		-	_		-	E	-	.	_		_	.			destination
SWAP	W	Dn .	-**00	Ы	-			-			-	_	_				
		d	-**00	j	-	ď	d	d	d	d	d	d	-		_		Exchange the 16-bit halves of On N and Z set to reflect d, bit7 of d set to 1
TRAP	_	#n		-	-	-	-	-	-	-		- 1	-	_			Push PC and SR, PC set by vector table #n
]]									ĺ			ĺ					(#n range: 0 to 15)
TRAPV				-1		-	_		-		_		_				If overflow, execute an Overflow TRAP
	BWL	d	-**00	đ	_	7	d	d	4		<u>d</u>	d	+				N and Z set to reflect destination
UNLK		An An		-	1	-	-	-	-	-	-	-					
	OWL		XNZVC	On		(An)	(An)+	-(An)	(iAn)	(i.An.Rn)	abs.W	abs I	(i PE)	(i,PC.Rn) i	#r	na 7 ar, (ar)* 7 Att	Remove local workspace from stack
·1						ا ت		- '1	,,			-~v.L	, 27	Comments of	ri el		

CC	Condition	Test	CC	R: " Unsigned, " Alte Candition	Test	
T	true	1	YC	overflow clear	17	
F	false	a	VS	overflow set	Y	
HI	higher than	I(C + Z)	PL	plus	th	
F2a	lower or same	C + Z	MI	zunim	N	
HS", CCª	higher or same	1C	GE	greater or equal	!(N ⊕ Y)	
LO*, CS'	lower than	C	LT	less than	(H ⊕ Y)	
NE	not equal	17	GT	greater than	$I[(N \oplus V) + I]$	
ĒΩ	equal	2	LE	less or equal	(N⊕V)+Z	

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, d Destination S
- Either source or destination
- #n Immediate data, I Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only: all others are byte only
- Assembler calculates offset Branch sizes: .B or .S -128 to +127 bytes. .W or .L -32768 to +32767 bytes
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (IB-bit)

Assembler automatically uses A. I. O or M form if possible. Use #n.L to prevent Quick optimization

- CCR Condition Code Register (lower 8-bits of SR)
- N negative, Zzero, V overflow, C carry, X extend
- * set according to operation's result, ≈ set directly
- not affected. O cleared, 1 set, U undefined

Distributed under the GNU general public use license.

Nom :	Prénom :	
	DOCUMENT RÉPONSE	À PENDE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.L (A2)+,(A0)+		
MOVE.L 4(A2),4(A0)		
MOVE.B \$500A,-1(A1,D0.W)		** *** *** **** **********************
MOVE.L #\$500A,-5(A1,D1.W)		
MOVE.W \$500A,-(A1)		

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	С
\$F0 + \$11	8			To the second se	Programmers is a married on a	The state of the s
\$F0 + \$11	16				A A A A A A A A A A A A A A A A A A A	
\$8000 + \$8000	16					
\$40000000 + \$80000000	32					

		Architecture C	ies ordinateur	<u>s – EPITA – S</u>	3 - 2016/201	. /	
Exercice .	<u>3</u>						
Valeur fin	ale de D1 : \$70	5542301. Utilis	sez au maxim	um quatre lign	es d'instructi	ions.	
				1			
Valeur fina	ale de D1 : \$54	231067 . Utilis	ez au maximi	ım quatre lign	es d'instructi	ons.	

Exercice 4

Question	Réponse
Donnez deux directives d'assemblage.	
Combien de registres d'état possède le 68000 ?	
Quelle est la taille du registre CCR ?	
Quel mode du 68000 a des privilèges limités ?	

Exercice 5

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.								
D 1 = \$	D4 = \$							
D2 = \$	D5 = \$							
D3 = \$	D6 = \$							