Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>, <u>Memory and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0010 A0 = \$00005000 PC = \$00006000 D1 = \$10000002 A1 = \$00005008 D2 = \$FFFFFF0 A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (2 points)

Let us consider the following programs. Complete the table shown on the <u>answer sheet</u>.

```
move.l #$76543210,d1
ror.l #8,d1
ror.b #4,d1
swap d1
ror.b #4,d1
```

```
move.l #$76543210,d2
ror.b #4,d2
ror.w #8,d2
ror.b #4,d2
ror.w #8,d2
```

Exercise 4 (3 points)

Answer the questions on the answer sheet.

Midterm Exam S3

Exercise 5 (6 points)

Let us consider the following program. Complete the table shown on the answer sheet.

```
Main
           move.l #$158f,d7
next1
           moveq.l #1,d1
            tst.b
                   d7
            bpl
                   next2
           moveq.l #2,d1
next2
           moveq.l #1,d2
            tst.l d7
            bmi
                   next3
           moveq.l #2,d2
next3
            clr.l
            move.l #$87654321,d0
loop3
            addq.l #1,d3
            subq.w #1,d0
            bne
                    loop3
            clr.l
                    d4
next4
                   #$aa,d0
           move.w
loop4
            addq.l
                   #1,d4
                    d0,loop4
            dbra
                                 ; DBRA = DBF
next5
           moveq.l #1,d5
            cmp.b #$42,d7
            bgt
                   next6
           moveq.l #2,d5
next6
            moveq.l #1,d6
                    #$42,d7
            cmp.b
            bls
                    quit
            moveq.l #2,d6
            illegal
quit
```

Midterm Exam S3 2/6

	_	K Quic												m/EAS	-		t © 2004-2007 By: Chuck Kelly
Opcode			CCR				Addres (An)+	# \$≃\$I -(An)						placemen (i,PC.Ra)		Operation	Description
appn .	BWL	s,d	*U*U*		ЖП	(ACT)	<u> </u>	~(AII)	(JAN)	(IAN,KR)	₩03.JI	803.L	(126)	(i,PL,Kn)		D 0 V V 0	Linno (y tiv.
ABCD	8	Dy,Ox -(Ay),-(Ax)	"0"0"	e	_	:	•	e e	-	[•	:	•		$\begin{array}{l} \text{By}_{\Omega} + \text{Bx}_{\Omega} + \text{X} \rightarrow \text{Bx}_{\Omega} \\ -(\text{Ay})_{\Omega} + -(\text{Ax})_{\Omega} + \text{X} \rightarrow -(\text{Ax})_{\Omega} \end{array}$	Add BCD source and extend bit to destination, BCD result
ADD 4	BMF		****	e	8	s	Š	\$	8	s	8	2	5	8	s ²	s + Dn -> Dn	Add binary (ADDI or ADDO is used when
טטא	BRL	Dr.d	į	e	ď	8	đ	ď	ď	lå	ď	ď	-			Dn+d→d	source is #n. Prevent ADDO with #n.L)
ADDA 4	WL	s.An		2	8	s	3	2	2	s	s	2	2	5	2	s+An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL		****	d	-	4	d	d	ā	ď	ď	d	-	-		#n+d → d	Add immediate to destination
ADDO *		#n.d	****	d	d	1	ď	ď	d	d	d	ď	-	-	_	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dy.Dx	****	8	† -	-	-	÷	_		-	-		-		$Dy + Dx + X \rightarrow Dx$	Add source and extend bit to destination
		-(Ay)(Ax)		-	-	-	-	B	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 1	BWL	s,On	~**00	E	 -	S	s	3	S	8	2	s	S	s	z*	s ANO On → On	Logical AND source to destination
		On,d		E	-	d	ď	ď	ď	q	d	4	<u> </u>		_	Dn AND d → d	(ANDI is used when source is #n)
ANDI 4		#n,d	-**00	q	-	d	q	1	4	d	d	d	-	-		#n AND d → d	Logical AND immediate to destination
ANDI ⁴	8	#n,CCR	escon	-	<u> -</u>	<u> </u>	-	-	-	-	<u> - </u>	-	-	-		#n AND CCR → CCR	Logical AND immediate to CCR
ANDI*	₩	#n,SR	Bush	-	<u> -</u>	<u> </u>	-		<u> </u>	-	-	-	-	-	-	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Ox.Dy	****	8	-	-	-	-	-	-	-	-	-	- '] - [K-4-0	Arithmetic shift Dy by Ox bits left/right
ASR	192	#n,Dy		q	[-	-	-	-] [;	:	-	•	-	3	Table X	Arithmetic shift Dy #n bits L/R (#n: I to B)
	W	d 7		-	ŀ	ď	d	đ	ď	d	ď	d	-	-	-		Arithmetic shift ds (bit left/right (.W only)
Bcc	BM ₂	address ²		-] -	-	-	-	_	-	-	-	-	-	-	if on true then	Branch conditionally (cc table on back)
вснв	ВΙ	D. 4	*		┢	,	1	3	-						_	address → PC	(8 or 16-bit ± offset to address)
arup	ΒL	Dn,d #n,d		e'	1-	d d	d :	d	d	d d	l d	d	-	-	-	NOT(bit number of d) \rightarrow Z NOT(bit n of d) \rightarrow bit n of d	Set Z with state of specified bit in d then invert the bit in d
8CLR	ΒĹ	On,d	*_	e	H	4	d	9	q	d	d	d	-	-		NOT(bit number of d) -> Z	Set Z with state of specified bit in d then
UULIN	ם נ	#n.d		ď] -	4	ď	ď	ď	ď	1	ď		:		0 -> bit number of d	clear the bit in d
BRA	BW ₃	address		H:	+-	-		-			_	<u>.</u>	-		1	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	BL	On.d	*	E	+-	1	ď	d	4	d		d	-	-		NOT(bit n of d) -> 2	Set Z with state of specified bit in d then
0011		#n,d		ď	_	ď	ď	ď	l ä	4	"	ď		_	s	l → bit n of d	set the bit in d
BSR	BM3	address?		Ť	١.	Ť	Ì	-	-	-	-	-	-	-	+	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BIST	BL	On,d		e	۱-	1	d	8	4	d	4	d	d	d	-	NOT(bit On of d) → Z	Set Z with state of specified bit in d
	-	#n.d	1	ď	-	lā	ď	ď	ď	d	ď	ā	ď	اةا	5	NOT(bit #n of d) → Z	Leave the bit in d unchanged
CHK	₩	s,Dn	-*500	B	-	5	2	S	s	z	5	5	s	5		if On <o on="" or="">s then TRAP</o>	Compare On with D and upper bound (s)
CLR	8WL	d	-0100	d	-	4	ď	d	d	d	4	d	-	-	١-	0 → d	Clear destination to zero
CMP 4	BWL	s.On	*****	е	s ⁴	s	S	s	S	s	3	Š	2	5	s ⁴	set CCR with On - s	Compare On to source
CMPA 4	WL	s,An	***	2	E	3	2	S	2	S	s	s	\$	s	ż		Compare An to source
CMPI 4	BWL	#n,d	~***	d	١-	d	d	d	д	d	d	d	-	-	s		Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	-++++	-	-	l	ę	•	-	-	-	-	,	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
OBcc	W	On,addres ²		-	T-	-	-	-	-	-	-	-	-	-	F	if cc felse then { On-1 → On	Test condition, decrement and branch
					L						<u> </u>				<u> </u>	if On ⇔ -1 then addr → PC }	
DIYS	W	s,0n	***0	E	1-	2	S	S	2	S	5	5	S	5	2	±32bit On / ±16bit s → ±On	On= (IG-bit remainder, IG-bit quotient)
DIVU	W	s,On	-***0	-	上	3	S	S	5	8	S	S	s	S	3	32bit On / 16bit s → On	On= (16-bit remainder, 18-bit quotient)
EOR *		Dn,d	-**00	-	┶	4	d	d	d	d	ď	d			_	Dn XOR d → d	Logical exclusive OR On to destination
EORI *	8WL	#n,d	**00		<u> -</u>	1 4	d	đ	ď	d	d	<u>d</u>	<u> </u>	-	2	#n XDR d → d	Logical exclusive OR #n to destination
EDRI *	8	#n,CCR	MHSHE		ļ-	-	<u> </u>	<u> </u>	-	<u> </u>	-	<u> -</u>	-	•	S	#n XOR CCR → CCR	Logical exclusive OR #n to CCR
EORI "	₩	#n,SR	83355	₩	1-	-	<u> </u>	-	-	<u> </u>	٠.	<u> -</u>	•	-	3	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		8	8	ļ -	-	-	-	-	<u> -</u>	<u> </u>	•	•	١.	register	Exchange registers (32-bit only)
EXT		On		đ	ļ-	ļ-	•	-	-	<u> </u>	•	ļ <u>-</u>	<u>.</u>	-	١-	On B -> On W On W -> On L	Sign extend (change .8 to .W or .W to .L)
ILLEGAL	1	1	<u> </u>	<u> -</u>	-	-	ļ. •	•		•	:	-	-	-	-	PC→-(SSP); SR→-(SSP)	Generate Megal Instruction exception
TWb		d		<u> </u> -	1-	d	-		ď	d	l q	d	q	q	-	Td → PC	Jump to effective address of destination
JSR	١.	d		Ļ	Ļ-	d	-	-	d	d	ď	d	<u>d</u>	ď	Ŀ	$PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L			ļ-	E	S	<u></u>	-	S	5	\$	Z	S	2	ᆣ	Ts → An	Load effective address of s to An
LINK		An,#n		1	-	-	-	-	-	-	-	-	-	-	-	An → -(SP); SP → An;	Greate local workspace on stack
I fil	Distri	D D	+++0+	╄	╄	1	ļ		<u> </u>	<u> </u>		ļ			╄-	SP + #n → SP	(negative n to allocate space)
LSL	MIL	Dx,Dy #= n	***0*	1 *	.	١-	-	-	-	-	-	•	-	•	:	E →	Logical shift Dy, Ox bits left/right
LSR	W	#n,Dy	1	q	-	;	-	- نر]]	٠ ا	1	;	•	•	s		Logical shift Dy, #n bits L/R (#n: 1 to B)
MUUL ?		q	-**00	-	-	l d	d	d	tl	d	d	d	-	-	-		Logical shift d l bit left/right (.W only)
MOYE 5	BWL		*****	ļ۳	5	B	e	8	e	8	E	<u> </u>	2	8	_	b ← s	Move data from source to destination
MOYE	W	s,CCR	renes	2	╀	2	S	2	5	8	\$	2	2	5	2	s → CCR	Move source to Condition Code Register
MOYE	W	s,SR SR,d		-	-	2 2	2	S .	2	8	8	2	\$	Ž	Ś	s → SR	Move source to Status Register (Privileged)
	W			d	—	d	d	ď	d	d	d	d	-	-	<u> -</u>	SR → d	Move Status Register to destination
MOYE	"	USP.An An.USP		-	l d	-	-	-	1	-	•	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
	BWL		XNZVC	ñ.	S	10.0	(14)	./41	fi A.A	fi A - D - V	nh - 10	-	ti titi	(gro.)	-	An → USP	Move An to User Stack Pointer (Privileged)
	Tour	s.d	Andve	108	180	1 (Kut)	1410)+	-(An)	(DAD)	T (ENU'RU)	U.Züt	805.L	(u,ru)	(LPC.Rn)	្រកវា	<u> </u>	1

Decode	Size	Operand	CCR	E	Effec	tive /	Addres	S 5=51	OUICE.	d=destina	tion, e:	eithe	r. i=dis	placemen	Ł	Operation	Description
F	BWL	8,0	XNZVC		An		(An)+							(i,PC,Rn)			
MOYEA*	WL	s.An		s	e	z	s	S	S	2	5	2	5	8	3	s → An	Move source to An (MOVE s.An use MOVEA)
MOYEM	WL	Rn-Rn,d		-	-	В	-	d	ď	d	В	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	Ś	-	Ė	s	2	s	Š	Ś	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOYEP	WL	Do,(i,An)		2	-	-	-		d	-	-	-	-	-	-	Dn → (i.An)(i+2.An)(i+4.A.	Move Do to/from alternate memory bytes
		(i,An),On		ď	-	-	-	-	8	-	-	- 1	-	-	-	(i,An) → Dn(i+2.An)(i+4.A.	(Access only even or odd addresses)
WOAED,	_ L	#n,Dn	m**D0	ď		-	-	-	-	-	-	-	•	-	5	#n → On	Move sign extended 8-bit #n to On
MULS		s,0n	-++0Q	£	1	2	S	s	8	Ś	S	\$	2	Š	\$	±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	¥	s.Dn	-**00	ŧ	-	s	s	Š	S	S	_\$	5	2	S	2	16bit s * 16bit On → On	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	B	đ	*U*U*	₫	_	ъ	đ	đ	ъ	ъ	Ъ	q	•	,	-	0 -d ₀ -X→d	Negate BCO with eXtend, BCO result
NEG		q	****	ď	-	0	ď	d	d	d	4	d	-	-	-	D-d →q	Negate destination (2's complement)
NEGX	BWL	đ	****	ď	<u>-</u>	0	ď	ď	ч	d	Ъ	q	•	-	Ŀ	D-q-X → q	Negate destination with eXtend
NOP				-	Ŀ		-	•	ı	-	-	-	-	-	-	None	No operation occurs
NDT		d	··**00	đ	-	ъ	đ	d	В	d	d	d	-	-	<u> -</u>	MDT(d) → d	Logical NDT destination (I's complement)
OR 4	BWL		-**00	E	-	2	2	S	8	5	8	8	S	s		s DR On → On	Logical OR
		Dn,d		e	-	д	q	d	d	d	d	<u>d</u>	-	-		On DR d → d	(DRI is used when source is #n)
ORI 4	BWL	#n,d	-**00	d	<u> -</u>	В	d	d	d	d	ď	d	-	-		#n DR d → d	Logical OR #n to destination
ORI '	8	#n,CCR	mm mm m	<u> -</u>	Ŀ	_	-	-	-	-	•	-		-		#n DR CCR → CCR	Logical DR #n to CCR
DRI 4		#n,SR	TEZES	-	Ŀ	<u> </u>	<u> </u>	-	-	-	-	-	-	-	-	#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	L	\$		-	Ŀ	S	-	-	S	Š	_\$	Ś	3	S	<u> -</u>	↑s → -(SP)	Push effective address of s onto stack
RESET				Ŀ	1-	<u> </u>	-	-	-	-	-	-	•	-	Ŀ	Assert RESET Line	Issue a hardware RESET (Privileged)
RDL	BWL	Ox.Dy	**0*	E	-	-	-	-	-	-	-	-	-	-	-	C-4	Rotate Dy. Ox bits laft/right (without X)
RDR		#n,Dy		ď	-	-	-	-	-	- 1	-	-	-	-	S		Rotate Dy, #n bits laft/right (#n: l to 8)
DDoi:	W	d	***0*	Ŀ	<u> -</u>	В	d	ď	d	d	ď	đ	-	•	Ŀ		Rotate d I-bit left/right (.W only)
ROXL	BWL	Dx.Dy	* * * * * * *	E	-	•	-	-	-	-	-	-	•	•	-	C-4-X-	Rotate Dy, Dx bits L/R, X used then updated
ROXR	W	#n,Dy d		ď	-	-	ď	ď	- d	•	9	-	•	•	2	X-C	Rotate Oy, #n bits left/right (#n;) to 8)
RTE	11	0	-	-	<u> </u>	4	-	-	-	d	-	<u>d</u> -	-		-		Rotate destination 1-bit left/right (W only)
RTR			mann	ŀ	ļ-	-	-	<u> </u>		-				-	-	$(SP) \leftarrow \Rightarrow SR; (SP) \leftarrow \Rightarrow PC$ $(SP) \leftarrow \Rightarrow CCR, (SP) \leftarrow \Rightarrow PC$	Return from exception (Privileged)
RTS				Ŀ	Ľ	-	-		-	-	-	-		-	<u> </u>	(SP)+ → tick, (SP)+ → PG	Return from subroutine and restore CCR
	8	Dv.Dx	*(1*1)*	ŀ	-	-	<u> </u>	÷	- <u>-</u>		_		-	•	-		Return from subroutine
9000	0	-(Ay),-(Ax)	•••	E	-	-	_	- E	-	-	<u>-</u>	-		•]	$Dx_{0} - Dy_{0} - X \rightarrow Dx_{0}$	Subtract 8CO source and extend bit from destination, BCO result
Sec	R	d		d	Ė	4	d	d	q	-	4		-		Ë	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$ If cc is true then I's \rightarrow d	If so true then d.B = 11111111
ass		비		"	•	"	Ü	U	u	6	"	a	•	-	-	else (1's -> d	1
STOP		#0		ŀ	 —	<u> </u>	-	-	_	_	-	_	-		┰	#n → SR; STOP	else d.8 = 00000000 Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	e	5	s	5	5	<u> </u>	8	s	s	2			Dn - s → On	Subtract binary (SUBI or SUBO used when
1000	וטוונ	Dn.d	ŀ	E	j,	ď	ď	q	ď	ď	9	ď		-		ld - Dn → d	source is #n. Prevent SUBD with #n.L)
SUBA 4	WL	s.An		2	8	8	S	S	2	8	2	<u> </u>	5	8		An - s → An	Subtract address (.W sign-extended to .L)
SIBI 4	BWL	#n.d	****	4	-	1	q	d	q	d	4	9	-	-	_	d-#n →d	Subtract immediate from destination
SUBQ*	BWL	#n.d	****	ď	1	4	d	d	4	d	<u>д</u>	ď	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy.Dx	****	E	<u>"</u>	-	-	-	-	-	-	-	-		1 2	Dx - Dy - X -> Dx	Subtract source and extend bit from
"""	""	-(Ay),-(Ax)		.	.	-	•			_	-]	-		.	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	On	-**00	1	┢	-	-	-	-	-	-	-	-	_	-	bits[3i:16] ← → bits[15:11]	Exchange the 18-bit halves of Do
TAS	В	4	-**00	ď	۱-	d	d	d	d -	4	1	d	-	-	+	test d > CCR: 1 > bit7 of d	N and Z set to reflect d, bit7 of d set to t
TRAP	۳	#n		+	┢	<u> </u>	<u> </u>	<u> </u>	-	-	<u> </u>	-	-		-	PC →-(SSP):SR →-(SSP):	Push PC and SR, PC set by vector table #n
IRAI		1819				[•	(vector table entry) → PC	(#n range: 0 to 15)
TRAPY			*****	١.	1-			+-	 	_	-	-	-		┼-	If Y then TRAP #7	If overflow, execute an Overflow TRAP
ISI	OWL	3	-**00	1	╁╌	<u>d</u>	d	d	d	d	3	d	<u> </u>	-	 -	test d → CCR	N and 2 set to reflect destination
UNLK		An		ļ <u>.</u>	┪	-	-	-	-	-	-	-	_		+	$An \rightarrow SP$; $(SP)+ \rightarrow An$	Remove local workspace from stack
Linen	BWL	5.d	XNZVC		Ån	1	(An)+	-(An)		(iAn,Rn)		ı		(i,PC,Rn)	źn		urennae innui ani vahana ii mii grank
	12.16	2,0	1	1 5,1	1,,,,	1 10.14	terret.	femily	(1,744)	formitre)	303.6	20AL	tin m)	(4) (4)(4))	l uu	<u>. </u>	L

Condition Tests (+ ER, 1 NOT, • XDR; " Unsigned, " Alternate cc)							
CC	Condition	Test	CC	Condition	Test		
T	true	T	YC	overflow clear	IY		
F	false	0	YS.	overflow set	¥		
Hla	higher than	!(C + Z)	PL	plus	IN		
LS ^o	lower or same	C + Z	HI	zunim	N		
HS", CC"	higher or same	IC	GE	greater or equal	!(N ⊕ V)		
LO", CS"	lower than	C	LT.	less than	(N ⊕ Y)		
NE	not equal	17	GT	greater than	$[(N \oplus V) + Z]$		
EQ	equal	7	LE	less or equal	(N ⊕ V) + Z		

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
- N negative, Zzero. V overflow, C corry, X extend
 * set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined
- Branch sizes: **A** or .S -128 to +127 bytes. .W or .L -32768 to +32767 bytes

Assembler automatically uses A, I, D or M form if possible. Use #n.L to prevent Duick optimization

Distributed under the GNU general public use license.

Last name:	First name:	Group:
	ANSWER SHEET TO BE HA	NDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.W #\$500A,-(A1)		
MOVE.W \$500A,-2(A1)		
MOVE.L \$500A,-(A1)		
MOVE.B 5(A1),3(A2,D2.L)		
MOVE.L -4(A1),-16(A2,D0.W)		

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	v	C
\$5A + \$35	8					
\$5A + \$35	16					
\$7F8C + \$FFFF	16					
\$FFFFFF0 + \$00000010	32					

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.					
D1 = \$		D2 = \$			

Exercise 4

Question	Answer
How many data registers does the 68000 have?	
How many address registers does the 68000 have?	
How many program counters does the 68000 have?	
How many stack pointers does the 68000 have?	
How many status registers does the 68000 have?	
How many levels of privilege does the 68000 have?	

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$	D3 = \$	D5 = \$					
D2 = \$	D4 = \$	D6 = \$					