

** A2 and A4 latency values are mathematically derived component decompositions, not independent end-to-end wall-clock runs.*