
Chapter 2

Architecture of 8086 Microprocessor

Contents

- 8086 Architecture
- 8086 Signal Description and Minimum Mode configuration
- 8086 Physics memory Organisation
- Bus Timing for Minimum Mode

2.1 8086 Architecture





Registers Organisation

General purpose Registers

R	Register
AX	Accumulator
BX	
CX	Counter
DX	

Segment Registers

R	Register
CS	Code Segment Register
DS	Data Segment Register
ES	Extra Segment Register
SS	Stack Segment Register

Pointer and index Registers


R	Register
SI	Source Index Register
DI	Destination Index Register
BP	Base Pointer Register
SP	Stack Pointer Register
IP	Instruction Pointer Register

Flag Register


R	Register
FR	CPU Status Flags Register



Flag Register




Memory Segmentation





Generation of Physical Address




Physical Address=Segment Base Address \times 10H+Offset Address






2.2 Signal Description of 8086

- MN/ MX
- $AD_{15} \sim AD_0$
- ALE
- DT/R (Data transmit/Receive)
- DEN (Data Enable)
- $A_{16}/S_3 \sim A_{19}/S_6$
- $\overline{\rm BHE}/\rm S_7$
- M/IO
- \overline{RD} (Read)
- WR (Write)
- READY
- INTR (Maskable Interrupt Request)
- INTA (Interrupt Acknowledge)
- NMI
- HOLD
- HLDA
- RESET
- CLK






Typical Minimum Mode configuration






Address Latch ——8282






Transceriver——8286







2.3 Bus Timing for Minimum Mode—Input



Bus Timing for Minimum Mode—Output



2.4 8086 Physics memory Organisation



Data Type in Memory

Byte

Even Address

Odd Address


Word

Even Address


Odd Address

DoubleWord

Data Transfer ——Even Address Byte




Data Transfer—Odd Address Byte





Data Transfer ——Even Address Word





Data Transfer ——Odd Address Word

