
EMMAN ACE G. MENION BSCpE 3A

LABORATORY 5

LOGIC GATE SYMBOL:



VHDL CODE:

```
Ln#
       Library IEEE;
                      use IEEE.std_logic_1164.all;
 3
 4
    Pentity nor_gate is
 5
 6
            X: in STD_LOGIC;
            Y: in STD_LOGIC;
 8
 9
     Z: out STD
);
end nor_gate;
           Z: out STD_LOGIC
10
11
12
     --Dataflow model
13
14
        architecture behavl of nor gate is
    □ begin
15
     Z<= x nor y; --Signal Assignment Statement
end behavl; -- Behavioral model</pre>
16
17
18 A architecture behav2 of nor_gate is
19 ☐ begin
20 ♣ ☐ process (x, y)
     begin

[Figure 1] If (x='0' and y='0') then -- Compare with truth table
21
22
     Z <= '1';
else
Z <= '0';
end if;
end process;
23
24
26
27
       end behav2;
28
```

OUTPUT WAVEFORM:

