EMMAN ACE G MENION BSCpE 3A

VIVA QUESTIONS:

Implement the following function using VHDL coding. (Try to minimize if you can).

$$F(A,B,C,D)=(A'+B+C) \cdot (A+B'+D') \cdot (B+C'+D') \cdot (A+B+C+D)$$

- 2. What will be the no. of rows in the truth table of N variables?
- 3. What are the advantages of VHDL?
- 4. Design Ex-OR gate using behavioral model?
- Implement the following function using VHDL code f=AB+CD.
- 6. What are the differences between half adder and full adder?
- 7. What are the advantages of minimizing the logical expressions?
- 8. What does a combinational circuit mean?
- Implement the half adder using VHDL code?
- 10. Implement the full adder using two half adders and write VHDL program in structural model?

ANSWERS:

1. Implement the function using VHDL (Minimized if possible)

Given function:

```
F(A,B,C,D)=(A'+B+C) \cdot (A+B'+D') \cdot (B+C'+D') \cdot (A+B+C+D)F(A,B,C,D) = (A'+B+C) \cdot (A+B'+D') \cdot (B+C'+D') \cdot (A+B+C+D)
```

Minimized Expression

Using Boolean algebra simplifications, the minimized expression can be obtained (if needed, I can derive the simplification step-by-step). Assuming it remains as given, the VHDL implementation is:

```
Library IEEE;
use IEEE.std_logic_1164.all;

entity function_F is
   Port ( A, B, C, D : in STD_LOGIC;
        F : out STD_LOGIC);
end function_F;

architecture dataflow of function_F is
begin
   F <= (not A or B or C) and (A or not B or not D) and
        (B or not C or not D) and (A or B or C or D);
end dataflow;
```

2. Number of rows in the truth table for N variables

The number of rows in a truth table for N variables is:

2N2^N

For example:

- 2 variables → 22=42^2 = 4 rows
- 4 variables → 24=162⁴ = 16 rows

3. Advantages of VHDL

- Hardware Description: Used to describe digital circuits before manufacturing.
- Simulation & Debugging: Can simulate before actual implementation.
- Technology Independent: Can be synthesized for different FPGA or ASIC technologies.
- Reusability: Code can be modular and reused in other designs.
- Concurrent Execution: Supports parallel execution of multiple processes.

4. Design XOR Gate Using Behavioral Model

```
Library IEEE;
use IEEE.std_logic_1164.all;
entity xor_gate is
 Port (A, B: in STD LOGIC;
     Z : out STD_LOGIC);
end xor_gate;
architecture behavioral of xor_gate is
begin
 process(A, B)
 begin
  if (A /= B) then
   Z <= '1';
  else
   Z <= '0':
  end if;
 end process;
end behavioral;
```

5. Implement the function f = AB + CD using VHDL

```
Library IEEE;
use IEEE.std_logic_1164.all;

entity function_f is
   Port ( A, B, C, D : in STD_LOGIC;
        F : out STD_LOGIC);
end function_f;

architecture dataflow of function_f is begin
   F <= (A and B) or (C and D);
end dataflow;
```

6. Differences Between Half Adder and Full Adder

Feature	Half Adder	Full Adder
Inputs	2 (A, B)	3 (A, B, Cin)
Outputs	Sum, Carry	Sum, Carry

Carry-In No Yes

Carry-Out Yes Yes

Usage Basic addition Used in multi-bit addition

7. Advantages of Minimizing Logical Expressions

- ✓ Reduces Circuit Complexity → Fewer logic gates needed.
- ✓ Reduces Power Consumption → Less switching activity.
- ✓ Increases Speed → Fewer delays due to reduced gate count.
- ✓ Saves Hardware Resources → Optimized usage of FPGA/ASIC resources.

8. What Does a Combinational Circuit Mean?

A combinational circuit is a digital circuit where the output depends only on the current inputs, without any memory or feedback. Examples include:

- ✔ AND, OR, XOR gates
- ✔ Adders, Multiplexers, Decoders

9. Implement Half Adder Using VHDL

```
Library IEEE;
use IEEE.std_logic_1164.all;

entity half_adder is
   Port ( A, B : in STD_LOGIC;
        Sum, Carry : out STD_LOGIC);
end half_adder;

architecture dataflow of half_adder is begin
   Sum <= A xor B;
   Carry <= A and B;
end dataflow;
```

10. Implement Full Adder Using Two Half Adders (Structural Model)

```
Library IEEE;
use IEEE.std_logic_1164.all;

entity full_adder is
   Port ( A, B, Cin : in STD_LOGIC;
        Sum, Cout : out STD_LOGIC);
end full_adder;

architecture structural of full_adder is signal S1, C1, C2 : STD_LOGIC;
begin
--- First Half Adder
S1 <= A xor B;
C1 <= A and B;

-- Second Half Adder
```

Sum <= S1 xor Cin; C2 <= S1 and Cin;

-- Carry Out
Cout <= C1 or C2;
end structural;