
# EMMAN ACE G. MENION BSCpE 3A

## **LABORATORY 6**

#### **LOGIC GATE SYMBOL:**



### **VHDL CODE:**

```
Library IEEE;
                    use IEEE.std_logic_l164.all;
     pentity xor_gate is Port (
 4
         Port (
 5
           X: in STD_LOGIC;
Y: in STD_LOGIC;
 6
 8
          Z: out STD_LOGIC
 9
     end xor_gate;
--Dataflow model
10
11
12
13
       architecture behavl of xor_gate is
14
     □ begin
15
        Z<= x xor y; --Signal Assignment Statement
16
17
18
19
20
       architecture behav2 of xor_gate is
21 💠
22
     □ begin
23
24
     process (x, y)
25
       begin
26
     If (x/=y) then Z <= '1';
27
                             -- Compare with truth table
28
     else
Z<= '0';
29
30
      end if;
31
32
     end process;
end behav2;
33
34
```

# **OUTPUT WAVEFORM:**

