
EMMAN ACE G. MENION BSCpE 3A

LABORATORY 7

LOGIC GATE SYMBOL:



VHDL CODE:

```
Ln#
 2
         Library IEEE;
                       use IEEE.std_logic_1164.all;
 3
     entity xnor_gate is Port (
 5
 6
            X: in STD_LOGIC;
Y: in STD_LOGIC;
Z: out STD_LOGIC
 8
10
                 ) ;
       end xnor_gate;
11
           --Dataflow model
13
14
         architecture behavl of xnor_gate is
15
     □ begin
16
17
          Z<= x xnor y; --Signal Assignment Statement
18
       end behavl;
19
20
21
          -- Behavioral model
23
         architecture behav2 of xnor_gate is
24
      🛱 begin
25
26
               process (x, y)
27
                begin
28
      If (x=y) then

- Z <= 'l';

- else
    Z<= '0';

- end if;
29
30
31
32
33
      end process;
end behav2;
34
35
```

OUTPUT WAVEFORM:

