EMMAN ACE G. MENION BSCPE 3A

VHDL CODE FOR T FLIP FLOP:

end Behavioral;

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity practice is
  Port (
    t : in STD_LOGIC; -- T input
    clk: in STD LOGIC; -- Clock input
    rst: in STD LOGIC; -- Active-low reset
    q : out STD_LOGIC -- Output
  );
end practice;
architecture Behavioral of practice is
  signal clk div counter: unsigned(22 downto 0) := (others => '0');
  signal slow clk
                     : STD LOGIC := '0';
  signal q_internal : STD_LOGIC := '0';
begin
  -- Clock divider to generate a slower clock signal
  process(clk)
  begin
    if rising_edge(clk) then
       clk_div_counter <= clk_div_counter + 1;
    end if;
  end process;
  -- Use one of the MSBs as the divided clock
  slow_clk <= clk_div_counter(20); -- adjust bit for speed</pre>
  -- T Flip-Flop logic with active-low reset
  process(slow_clk, rst)
  begin
    if rst = '0' then
       q_internal <= '0'; -- Reset output
    elsif rising_edge(slow_clk) then
      if t = '1' then
         q_internal <= not q_internal; -- Toggle
       end if;
    end if;
  end process;
  q <= q_internal;
```

Clear	Т	Clock	Qn+1	$\overline{Qn+1}$
1	0	0	0	Qn
0	1	Л	Qn	Qn



