


LABORATORY 5

LOGIC GATE SYMBOL:



VHDL CODE:

```
Ln#
1
2      Library IEEE;
3          use IEEE.std_logic_1164.all;
4
5  entity nor_gate is
6      Port (
7          X: in STD_LOGIC;
8          Y: in STD_LOGIC;
9          Z: out STD_LOGIC
10         );
11  end nor_gate;
12
13  --Dataflow model
14  architecture behav1 of nor_gate is
15  begin
16      Z<= x nor y; --Signal Assignment Statement
17  end behav1; -- Behavioral model
18
19  architecture behav2 of nor_gate is
20  begin
21      process (x, y)
22      begin
23          If (x='0' and y='0') then    -- Compare with truth table
24              Z <= '1';
25          else
26              Z <= '0';
27          end if;
28      end process;
29  end behav2;
```

OUTPUT WAVEFORM:

