## EMMAN ACE G. MENION BSCPE 3A

## VHDL CODE FOR JK FLIP FLOP WITH ASYNCHRONOUS RESET:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Binary_Gray is
  port (
    b: in std logic vector(3 downto 0); -- Binary input
    g: out std_logic_vector(3 downto 0) -- Gray code output
  );
end Binary_Gray;
architecture Behavioral of Binary Gray is
begin
  -- Gray code calculation:
  -- MSB is same, others are XOR of adjacent bits in binary input
  g(3) \le b(3);
  g(2) \le b(3) xor b(2);
  g(1) \le b(2) xor b(1);
  g(0) \le b(1) xor b(0);
end Behavioral;
```

Reset	J	Κ	Clock	Qn+1	Qn + 1	Status
1	Χ	Χ	Х	0	1	Reset
0	0	0	ζ	Qn	Qn	No Change
0	0	1	ζ	0	1	Reset
0	1	0	ς	1	0	Set
0	1	1	7	Qn	Qn	Toggle

