

EMMAN ACE G. MENION
BSCPE 3A

SYNCHRONOUS BINARY UP COUNTER


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity practice is
Port (
    clk    : in  STD_LOGIC;          -- 50MHz clock (PIN_23)
    reset_n : in  STD_LOGIC;          -- Active-low reset (PIN_25)
    leds    : out STD_LOGIC_VECTOR(2 downto 0) -- LEDs (PIN_87,86,85)
);
end practice;

architecture Behavioral of practice is
    signal counter    : unsigned(2 downto 0) := (others => '0');
    signal slow_clk    : STD_LOGIC := '0';
    signal clk_divider : unsigned(24 downto 0) := (others => '0'); -- 25 bits for 2Hz toggle @50MHz
begin
    -- Clock divider process (50MHz → 2Hz slow clock)
    process(clk)
    begin
        if rising_edge(clk) then
            if clk_divider = 12499999 then -- Counts to half period (for 2Hz toggle)
                clk_divider <= (others => '0');
                slow_clk <= not slow_clk;
            else
                clk_divider <= clk_divider + 1;
            end if;
        end if;
    end process;

    -- Synchronous counter
    process(reset_n, slow_clk)
    begin
        if reset_n = '0' then
            counter <= (others => '0');
        elsif rising_edge(slow_clk) then
            counter <= counter + 1;
        end if;
    end process;

    leds <= std_logic_vector(counter);
end Behavioral;
```



Quartus Prime Lite Edition - D:/QUARTUS_PRIME_LITE/LAB_ACTIVITIES/SYNCHRONOUS_BINARY_UP_COUNTER/SYNCHRONOUS_BINARY_UP_COUNTER - SYNCHRONOUS_BINARY_UP_COUNTER

File Edit View Project Assignments Processing Tools Window Help

SYNCHRONOUS_BINARY_UP_COUNTER.vhd

Project Navigator Hierarchy

EntityInstance

Cyclone IV E: EP4CE6E22C8

SYNCHRONOUS_BINARY_UP_COUNTER

Tasks

Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate programming)

Timing Analysis

EDA Netlist Writer

Edit Settings

Program Device (Open Programmer)

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5 entity SYNCHRONOUS_BINARY_UP_COUNTER is
6 port (
7     clk : in STD_LOGIC; -- 50MHz clock (PIN_23)
8     reset_n : in STD_LOGIC; -- Active-low reset (PIN_25)
9     leds : out STD_LOGIC_VECTOR(2 downto 0) -- LEDs (PIN_87)
10 );
11 end SYNCHRONOUS_BINARY_UP_COUNTER;
12
13 architecture Behavioral of SYNCHRONOUS_BINARY_UP_COUNTER is
14     signal counter : STD_LOGIC_VECTOR(2 downto 0) := "000";
15     signal slow_clk : STD_LOGIC := "0";
16     signal clk_divider : integer range 0 to 12500000 := 0; --
17 begin
18     -- Clock divider (for visible counting)
19     process(clk)
20     begin
21         if rising_edge(clk) then
22             if clk_divider = 12500000 then
23                 slow_clk <= not slow_clk;
24                 clk_divider <= 0;
25             else
26                 clk_divider <= clk_divider + 1;
27             end if;
28         end if;
29     end process;
30
31     -- Synchronous counter process
32     process(reset_n, slow_clk)
33 
```

Programmer - D:/QUARTUS_PRIME_LITE/LAB_ACTIVITIES/SYNCHRONOUS_BINARY_UP_COUNTER/S...

File Edit View Processing Tools Window Help

Hardware Setup... USB-Blaster [USB-0] Mode: JTAG Progress: 100% (Successful)

Enable real-time ISP to allow background programming when available

Start

Stop

Auto Detect

Delete

Add File...

Change File

Save File

Add Device

Up

Down

File Device Checksum Usercode Program/ Verify Blank/ Examine Security Er

Configure Bit

output_files/SYN... EP4CE6E22 000991FF 000991FF

TDI

TDO

EP4CE6E22

Messages

Type ID Message

Running Quartus Prime EDA Netlist Writer

Command: quartus_eda --read_settings_files=off --write_settings_files=off SYNCHRONOUS_BINARY_UP_COUNTER -c SYNCHRONOUS_BINARY_UP_COUNTER

18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate va

204019 Generated file SYNCHRONOUS_BINARY_UP_COUNTER.vho in folder "D:/QUARTUS_PRIME_LITE/LAB_ACTIVITIES/SYNCHRONOUS_BINARY_UP_COUNTER/simulation/modelsim/" for EDA simulation tool

Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning

293000 Quartus Prime Full compilation was successful. 0 errors, 13 warnings

System (7) Processing (114)

100% 00:00:22