

Aiden Fox

asfox@usc.edu | +1 (760) 419-6232 | [linkedin.com/in/aidenfox](https://www.linkedin.com/in/aidenfox) | github.com/Ace2932

Education

University of Southern California — Los Angeles, CA

Aug 2024 – Dec 2027

BS Computer Engineering & Computer Science, GPA 3.61

Relevant coursework: Embedded Systems, Digital Circuits, Linear Circuits, IoT, Data Structures, Algorithms, Distributed Systems. Stanford University summer session, CompE & CS, GPA 3.66.

Experience

ML / Fullstack Software Engineer Intern, Motif Inc. — Remote

May 2026 – Present

- Designed a typed tool-provider registry so each workflow run gets only the tools its spec declares and name collisions fail loudly; 30 saved workflows by 11 authors run through it.
- Diagnosed and fixed a message-redelivery defect in a production async worker, where a ten-message SQS batch lease heartbeat only the in-flight message and silently redelivered the rest.
- Ran a security and boundary review of the workflow platform, surfacing a sandbox output DoS, a missing DAG node cap, and a 500-instead-of-409 create race.

ML / Fullstack Software Engineer Intern, Motif Inc. — Remote

May – Dec 2025

- Cut batch-processing time roughly 65% by scaling an OCR-routed SageMaker captioning pipeline across 22,000+ images with multi-GPU EC2 sharding.

Product Engineering Intern, Advanced Image Robotics — San Diego, CA

Nov 2023 – May 2024

- Shipped 26 production AIR One cameras with embedded multi-axis control and stability verification, and integrated a Raspberry Pi 4 animation system driving startup sequencing and camera UX.

Projects

Fennec Autonomous Quadruped

Teensy 4.1, micro-ROS, ROS 2 Humble, LIDAR-Inertial SLAM

- Ran a servo system-identification campaign on a custom 2.5 kHz logger, isolating a 75 ms command-to-motion deadtime as friction rather than undervoltage by re-testing across supply rails, and cross-validating peak speed against datasheet to within 1.5%.
- Overtuned a first-order actuator lag model that would have corrupted sim-to-real transfer, replacing it with a rate-limiter, delay and deadband model after loaded captures showed speed was governed, not torque-limited.
- Designed the custom 4-layer power distribution board in KiCAD: buck regulator rails, INA226 per-rail current telemetry, and a MOSFET reverse-polarity chain. DRC/ERC clean, fabricated, in bring-up.
- Built a Feitech STS3215 half-duplex bus driver from scratch (PING, READ_DATA, WRITE_DATA, SYNC_WRITE) with no vendor SDK dependency, covered by frame-encoding and bus-timing unit tests, on a 200 Hz IntervalTimer ISR control loop with a software watchdog.
- Patched a double queue-drain defect in the upstream Unitree L2 IMU bridge, restoring the sensor's 250 Hz stream; released as a public fork and used for SLAM bring-up.

FPGA Snake Game

Verilog, Digital Design, Xilinx FPGA

- Implemented real-time Snake fully in hardware across six Verilog submodules (game logic, VGA driver, SPI master, clock generation, seven-segment display, top-level), with accelerometer-over-SPI tilt control and an 8-bit LFSR for fruit placement.

Technical Skills

Languages: C, C++, Python, Verilog, Java, TypeScript

Embedded & Hardware: Teensy 4.x (Cortex-M7), Raspberry Pi, Jetson, FPGA (Xilinx, Vivado), RTOS, KiCAD, PCB bring-up, digital logic, I2C, SPI, UART, ADC, logic analyzers

Real-Time & Systems: ISR control loops, jitter characterization, watchdogs and safety FSMs, ROS 2, micro-ROS, Linux, sockets, AWS, Docker, Git