Open SoC Debug – Software Trace Module

work-in-progress

Introduction

This document specifies the implementation of the software trace module.

License

This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/4.0/ or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.

You are free to share and adapt this work for any purpose as long as you follow the following terms: (i) Attribution: You must give appropriate credit and indicate if changes were made, (ii) ShareAlike: If you modify or derive from this work, you must distribute it under the same license as the original.

Authors

Stefan Wallentowitz

Fill in your name here!

Core Interface: Software Trace Port

Software Trace Port: OpenRISC

Software Trace Port: RISC-V Rocket

Memory Map

The following map applies to the interface.

Address Range | Description ——— | ——— (TODO) | (TODO)