

RISC CPU

Austin Goodman



Top portion

```
input BS one,
          input BS zero,
24
          input PS top,
          input Z top,
          input [31:0]BrA_top,
                                                                                           TEST BENCH
         input [31:0] RAA top,
         input [31:0]PC 1 top,
         output [31:0]MUX C out
30
                                                                                   initial
31
32
33
                                                                                        begin
      reg [1:0] mux c select;
                                                                            49
                                                                                             BrA top <= 32'hBBBBBBBB;
34
                                                                            50
                                                                                             RAA top <= 32'hAAAAAAA;
35
      reg [31:0]MUX C out reg;
                                                                            51
                                                                                             PC 1 top<= 32'hCCCCCCCC;
      assign MUX C out = MUX C out reg;
                                                                            52
37
                                                                            53
                                                                                             for (inc=0; inc<16; inc=inc+1) begin
      always @ (*)
                                                                            54
39
                                                                            55
                                                                                             BS one <= inc[0];
      mux c select = {BS one, (BS zero & (BS one | (PS top ^ Z top)))};
41
                                                                                             BS zero<= inc[1];
          case (mux c select)
                                                                            56
42
             0: MUX C out reg <= PC 1 top;
                                                                            57
                                                                                             PS top <= inc[2];
             1: MUX C out reg <= BrA top;
43
                                                                            58
                                                                                            Z top <= inc[3];</pre>
             2: MUX C out reg <= RAA top;
44
                                                                            59
                                                                                             end
45
             3: MUX C out reg <= BrA top;
                                                                            60
46
          endcase
47
                                                                            61
      end
                                                                                        end
48
```



-module TOP (


endmodule

Instruction Memory

```
module memPROG(
22
          input [31:0] PC,
23
          output [31:0] dataout
24
          ):
25
26
      'include "PROG.INC"
27
28
      integer i;
29
30
      reg [31:0] memword [255:0];
31
      initial
32
        begin
33
          memword[0] = PROG0;
34
          memword[1] = PROG1;
35
          memword[2] = PROG2;
36
          memword[3] = PROG3;
37
          memword[4] = PROG4;
38
          memword[5] = PROG5;
39
          memword[6] = PROG6;
40
          memword[7] = PROG7;
41
           for (i=8; i < 256; i = i+1)
42
              memword[i] = PROGX;
43
        end
44
45
46
      assign dataout = memword[PC];
47
48
49
50
      endmodule
```

IF

```
module IF tb();
     module IF(
22
           input CLOCK,
                                              reg CLOCK;
23
           input [31:0]PC,
                                              reg [31:0]PC;
24
           output [31:0] PC M1,
                                              wire [31:0] PC M1;
25
           output [31:0] IR
                                              wire [31:0] IR;
26
           );
                                        28
27
                                        29
                                            □IF uut (
                                                 . CLOCK (CLOCK) ,
28
       reg [31:0]pc clocked;
                                        31
                                                 .PC(PC),
29
       assign PC M1 = PC + 1;
                                        32
                                                 .PC_M1(PC_M1),
                                                 .IR(IR)
30
                                        33
                                        34
31
       always @ (negedge CLOCK)
                                        35
32
           begin
                                              integer i:
33
                pc_clocked <= PC;
                                        37
                                              initial
34
            end
                                        39
                                                 begin
35
                                        40
                                                     CLOCK = 0;
36
     memPROG instruction mem (
                                        41
                                                     for(i = 0; i < 10; i = i + 1)
                                        42
                                                        begin
37
            .PC (pc clocked) ,
                                        43
                                                            #10
38
            .dataout (IR)
                                        44
                                                            PC = i;
39
                                        45
                                                        end
                                        46
40
      L);
                                        47
41
                                        48
                                                 end
42
       endmodule
                                        49
                                        50
                                              always
                                        51
                                                 begin
                                        52
                                        53
                                                 CLOCK = ~CLOCK;
                                        54
                                                 end
                                        55
                                              endmodule
```




Instruction Decoder

```
always@(*)
90
          begin
91
               opcode = IR instruction[31:25];
92
               DR = IR instruction[24:20];
93
               SA = IR instruction[19:15];
94
               SB = IR instruction[14:10];
95
96
97
               if (RESET)
98
                   begin
99
                       RW rea
                                <= 0;
                                <= 2'b00:
.01
                              <= 2'b00;
.02
                       PS reg
                              <= 0;
.03
                               <= 0;
04
                       FS reg <= 5'b000000;
                       MB reg <= 0;
.06
                       MA reg <= 0;
                       CS reg <= 0;
.08
                       AA reg <= 5'b000000;
09
                       BA reg <= 5'b000000;
10
                               <= 5'b000000;
11
                   end
.12
               casex (opcode)
13
                       NOP:
14
                           begin
15
                               RW reg <= 0;
16
                               MD reg <= 2'bxx;
17
                               BS reg <= 2'b00;
18
                               PS reg <= 1'bx;
19
                               MW rea
                                       <= 0;
20
                               FS reg <= 5'bxxxxx;
21
                               MB rea <= 1'bx;
22
                               MA reg <= 1'bx;
.23
                               CS reg <= 1'bx;
24
                               AA reg <= 5'b000000;
.25
                               BA reg <= 5'b000000;
.26
                               DA reg <= 5'b000000;
                           end
                       ADD:
```

```
59
 initial
60
61
62
 RESET <- 1:
63
 #30
64
 RESET <= 0:
65
66
 67
68
 69
70
 71
72
 73
74
 75
76
 78
 79
80
 81
82
 83
84
 85
86
 87
88
 89
90
 91
92
 93
94
 95
96
 97
98
 99
 102
 103
104
 105
106
 108
 109
 112
 114
 115
```

Instruction Decoder SIM



Constant unit

49 50

endmodule

$$CS = 0 \Rightarrow ZF$$

```
module Constant Unit (
22
          input [14:0] IM,
23
24
          output [31:0] SEorZF
                                                                                    34
                                                                                           initial
25
                                                                                    35
                                                                                                begin
26
                                                                                    36
                                                                                                     #10
27
      reg [31:0] SEorZF reg;
28
      assign SEorZF = SEorZF reg;
                                                                                    37
                                                                                                     IM <= 15'b100000000000000;</pre>
29
                                                                                    38
                                                                                                     CS <= 1:
30
      always @ (*)
                                                                                    39
                                                                                                     #10
31
          begin
                                                                                                     CS <= 0:
                                                                                    40
32
              if (CS == 1)
                                                                                    41
                                                                                                     #10
33
                  begin
                                                                                                     CS <= 1;
34
                                                                                    42
                      if(IM[14] == 1)
35
                                                                                    43
                                                                                                     #10
                          begin
36
                             SEorZF reg <= {17'b1111111111111111, IM};
                                                                                    44
                                                                                                     CS <= 0:
37
                                                                                    45
38
                      if(IM[14] == 0)
                                                                                    46
                                                                                                     IM <= 15'b0000000000000000000;</pre>
39
                          begin
                                                                                    47
40
                              SEorZF reg <= {17'b0000000000000000, IM};
                                                                                                     CS <= 1:
41
                          end
                                                                                    48
                                                                                                     #10
42
                  end
                                                                                    49
                                                                                                     CS <= 0;
43
              if (CS == 0)
                                                                                    50
                                                                                                end
44
                  begin
45
                      SEorZF reg <= {17'b0000000000000000, IM};
46
47
          end
48
```



	10 ns 15 ns	s 20 ns	25 ns	30 ns	35 ns	40 ns	45 ns	50 ns	55 ns	60 n
00	(11111111111111111111111111111111111111	10000000 0000000000	00000010000000	×1111111111111	1111100000000	00000000000000	000010000000	X .	00000000000000	00000
			1000000	0000000				*	0000	00000
								i		
										ı

MUX A & B

MA controls BUS_A

MB controls BUS_B

BUS_A[31:0]

BUS B[31:0]

FC_M1[31:0]
M A DATA[31:0]


SEorZF[31:0]

XXXXXXXX

XXXXXXXX

aaaaaaaa

88888881



DOF module

```
module DOF (
22
                       CLOCK.
           input
23
                           RESET.
           input
24
          input [31:0] PC M1,
25
          input [31:0] IR,
26
          input [31:0]A DATA,
          input [31:0]B DATA,
          output[31:0]BUS A,
          output[31:0]BUS B,
30
          output[4:0] AA,
31
          output[4:0] BA,
32
          output
33
          output[4:0] DA,
34
          output[1:0] MD,
35
          output[1:0] BS,
36
          output
37
          output
38
          output[4:0] FS,
39
          output[4:0] SH,
40
          output[31:0]PC M2
41
      reg [31:0] PC M1 clocked;
      reg [31:0] IR clocked;
      reg [14:0] IM;
46
      reg[31:0]BUS A reg;
      reg[31:0]BUS B reg;
48
      reg[4:0] AA reg;
      reg[4:0] BA reg;
      reg[4:0] DA reg;
      reg[1:0] MD reg;
      reg[1:0] BS reg;
               PS reg;
               MW reg;
      rea[4:0] FS rea:
      reg[4:0] SH reg;
      reg[31:0]PC M2 reg;
```

```
assign BUS A = BUS A reg;
      assign BUS B = BUS B reg;
      assign AA = AA reg;
      assign BA = BA reg;
      assign RW = RW reg;
      assign DA = DA reg;
      assign MD = MD reg;
      assign BS = BS reg;
      assign PS = PS reg;
      assign MW = MW reg;
      assign FS = FS reg;
      assign SH = SH reg;
      assign PC M2 = PC M2 reg;
      always @ (negedge CLOCK)
          begin
              PC M1 clocked <= PC M1;
78
              IR clocked
79
          end
      always @ (*)
          begin
83
              SH reg = IR[4:0];
              IM = IR[14:0];
              PC M2 reg = PC M1 clocked;
      wire CS_wire;
      wire MA wire;
      wire MB wire;
      wire SEorZF wire;
```

```
■Instruction decoder instruction dec(
95
           .RESET (RESET) .
           .IR instruction (IR clocked),
           .RW(RW reg),//out
           .DA(DA reg),//out
           .MD (MD reg) ,//out
           .BS(BS_reg),//out
           .PS(PS reg),//out
           .MW (MW reg) ,//out
           .FS(FS reg),//out
           .MA (MA wire) ,
           .MB (MB wire) ,
           .AA(AA reg),//out to registerfile
           .BA(BA reg),//out to registerfile
.08
           .CS(CS wire)
09
     L);
10
     Constant_Unit const_unit(
           . IM(IM).
           .CS(CS wire),
14
           .SEorZF (SEorZF wire)
15
16
     MUXA B mux ab (
           .PC M1 (PC M1 clocked),
           . A DATA (A DATA) ,
           .B DATA (B DATA) ,
           .SEorZF(SEorZF wire),
           .MA (MA wire) ,
           .MB (MB wire) ,
           .BUS A (BUS A reg) ,
.25
           .BUS B (BUS B reg)
.26
```

DOF_tb

No clue what's wrong

```
initial
69
          begin
              CLOCK = 0;
71
              RESET = 0;
72
              PC M1 = 0;
73
              IR = 0;
74
              A DATA = 0;
75
              B DATA = 0;
7.6
77
              PC M1 = 32'h00000001;
78
              IR = 32'b0000010000010001000100xxxxxxxxx;//add R1, R2, R3;
79
              A DATA = 32'h00000005;
80
              B DATA = 32'h00000005;
81
          end
```



always @ (*) begin 62 if (RESET) 101 5'b01000: 63 begin 102 begin module Mod Function unit(Z out reg <= 0; 103 F reg <= A & B; 65 23 input RESET, N out reg <= 0; 104 end V out reg <= 0; 24 input [31:0]A, 105 5'b01010: F reg <= 32'h000 25 input [31:0]B, 106 input [4:0]SH, begin 26 end 107 27 input [4:0]FS, test = A - B; F rea <= A | B; 70 28 if(test[32] == 1) output Z out, 108 end 29 begin output C out. 109 5'b01100: 30 output N out, N out reg <= 1; 110 begin 31 output V out, 111 F reg <= A ^ B: 32 output [31:0]F if(test[32] == 0)112 end 33 75); begin 113 5'b01110: 76 34 //import params N out reg <= 0; 114 begin 35 115 36 78 F req <= ~A; reg Z out reg; if(test == 0) 79 116 37 reg N out reg; begin end 38 80 117 reg V out reg; Z out reg <= 0; 5'b10000: reg [31:0]F reg; 39 81 118 begin 40 if(test < 0) 119 F reg <= A << SH 41 reg [32:0]test; 83 begin 120 end 42 wire [8:0]out carry; V out reg <= 1; 121 5'b10001: 43 85 122 begin assign Z out = Z out reg; 123 F reg <= A >> SH assign N out = N out reg; 124 assign V out = V out reg; end case (FS) 125 assign F = F reg; 5'b00111: 5'b000000: 48 126 begin begin 49 assign out carry = {1'b0, A} + {1'b0, B}; 127 F reg <= A; F reg <= A: assign C out = out carry[8]; 50 128 end end 51 5'b00010: 129 default: 52 initial begin 130 begin 53 begin F reg <= A + B: 131 F req <= 0; 54 Z out reg <= 0; 96 end 132 end 55 N out reg <= 0; 5'b00101: 133 56 V out reg <= 0: begin 57 134 <= 32'h000000000; endcase F reg <= A - B;

end

00

58

end

MFU_tb

Name

Z out

C out

N out

F[31:0]

► N A[31:0]

▶ N B[31:0]

► SH[4:0]

FS[4:0]

TA RESET

0 ns

Value

6666666

00000000

00000000

66666

66666

50 ns

00000000


00000000

00000000

100 ns

)(...)(00000...)(f5f...)(.


150 ns



module Mod Function unit tb();

21

22



60

61


A <= 32'h000000000;

B <= 32'h00000000;

FS <= 5'b000000;

Data Memory

```
module memDATA(
22
          input clk.
23
          input [31:0] addr.
24
          input MW,
25
          input [31:0] datain,
26
          output [31:0] dataout
27
          );
28
29
      reg [31:0] memword [63:0];
30
      integer i;
31
32
      initial
33
        begin
34
        for(i=0; i<64; i=i+1)
35
          memword[i] <= i;
36
        end
37
38
      always @ (posedge clk)
39
        begin
40
          if (MW)
41
             memword[addr] <= datain;
42
        end
43
44
      assign dataout = memword[addr];
45
46
      endmodule
```



```
reg[4:0] DA out reg;
                                                                                                     always @ (negedge CLOCK)
                                             reg[1:0] MD out reg;
                                                                                             109
                                                    BS one reg;
                                                                                             110
                                                                                                          begin
                                             rea
                                                      BS zero reg;
                                                                                             111
                                                                                                               PC M2 clocked <= PC M2;
                                             reg PS out reg;
                                             wire Z reg;
                                                                                             112
                                                                                                               RW clocked
                                                                                                                               <= RW;
                                             wire V reg;
                                                                                             113
                                                                                                               DA clocked <= DA;
                                             wire N reg;
                                                                                             114
                                                                                                               MD clocked <= MD;
                                             wire C reg;
     -module EX(
                                             reg VxorN reg;
                                                                                                               BS clocked <= BS;
                                                                                             115
                                            wire [31:0]F reg;
22
            input CLOCK,
                                                                                             116
                                                                                                               PS clocked <= PS:
                                             wire [31:0] Data Out reg;
23
            input RESET,
                                                                                             117
                                                                                                               MW clocked <= MW;
                                             assign BrA = BrA reg;
            input [31:0] PC M2,
24
                                                                                             118
                                                                                                               FS clocked <= FS;
                                            assign RAA = RAA reg;
25
            input RW,
                                                                                             119
                                                                                                               SH clocked <= SH;
                                            assign RW out = RW out reg;
                                            assign DA out = DA out reg;
26
            input[4:0] DA,
                                                                                             120
                                                                                                               BUS A clocked <= BUS A;
                                            assign MD out = MD out reg;
                                                                                             121
                                                                                                               BUS B clocked <= BUS B;
27
            input[1:0] MD,
                                            assign BS one = BS one reg;
                                            assign BS zero = BS zero reg;
                                                                                             122
28
            input[1:0] BS,
                                                                                                          end
                                            assign PS out = PS out reg;
                                                                                             123
29
            input
                                            assign Z = Z reg;
                                                                                             124
                                                                                                   Mod Function unit MFU(
                                            assign V = V reg;
30
            input
                         MW,
                                            assign N = N reg;
                                                                                             125
                                                                                                          . RESET (RESET) ,
31
            input[4:0] FS,
                                            assign C = C reg;
                                                                                             126
                                                                                                          .A(BUS A clocked),
32
            input[4:0] SH,
                                            assign VxorN = VxorN reg;
                                            assign F = F reg:
                                                                                             127
                                                                                                          .B(BUS B clocked),
33
            input [31:0]BUS A,
                                            assign Data Out = Data Out reg;
                                                                                             128
                                                                                                          .SH(SH clocked),
34
           input [31:0]BUS B,
                                                                                             129
                                                                                                          .FS(FS clocked),
35
            output[31:0]BrA,
                                                                                             130
                                                                                                          .Z out (Z reg),
36
                                             reg [31:0] PC M2 clocked:
            output[31:0]RAA,
                                                                                             131
                                                                                                          .C out (C reg),
                                                        RW clocked;
37
            output
                           RW out,
                                             reg [4:0] DA clocked;
                                                                                             132
                                                                                                          .N out (N reg),
                                             reg [1:0] MD clocked;
38
            output[4:0] DA out,
                                                                                                          .V out (V reg),
                                                                                             133
                                        89
                                             reg [1:0] BS clocked;
39
            output[1:0] MD out,
                                        90
                                                      PS clocked;
                                                                                             134
                                                                                                          .F(F reg)
                                                      MW clocked;
                                        91
40
            output
                           BS one,
                                                                                                    L);
                                                                                             135
                                             reg [4:0] FS clocked;
                           BS zero,
41
                                        93
                                             reg [4:0] SH clocked;
            output
                                                                                             136
                                             reg [31:0] BUS A clocked;
42
            output PS out,
                                                                                             137
                                                                                                   memDATA data mem (
                                             reg [31:0] BUS B clocked;
                                                                                             138
                                                                                                          .clk(CLOCK),
43
            output Z,
                                            always @ (*)
44
            output V,
                                                                                             139
                                                                                                          .addr (BUS A clocked) ,
                                        98
                                        99
                                                    BrA reg = PC M2 clocked + BUS B clocked;
                                                                                             140
                                                                                                          .MW (MW clocked) ,
45
            output N.
                                        .00
                                                    RAA reg = BUS A clocked;
                                                                                            141
                                                                                                          .datain(BUS B clocked),
46
            output C,
                                        .01
                                                    VxorN reg = V reg ^ N reg;
                                        .02
                                                    BS one reg = BS clocked[1];
                                                                                             142
                                                                                                          .dataout (Data Out reg)
47
            output VxorN,
                                                    BS zero reg= BS clocked[0];
                                                                                             143
                                                                                                    -):
48
            output [31:0]F,
                                                    RW out reg = RW clocked;
                                        .04
                                                    DA out reg = DA clocked;
                                                                                             144
49
            output [31:0] Data Out
                                                    MD out reg = MD clocked;
                                                                                             145
                                                                                                     endmodule
                                                    PS out reg = PS clocked;
50
                                        .08
51
            );
```

reg[31:0]BrA_reg; reg[31:0]RAA reg;

RW out reg;

EX tb

```
93
                                                                                       RESET = 1;
                                                                       94
                                                                                       #10
                                                                       95
                                                                                       RESET = 0;
                                                                       96
                                                                                       PC M2 = 32'h00000001;
                                                                                                                      132
                                                                                                                                       #10
                                                                       97
                                                                                       RW = 0;
                                                                                                                      133
                                                                       98
      module EX tb();
                                                                                       DA = 4 b00000;
                                        EX uut (
                                                                                                                     134
22
                                                                       99
                                                                                       MD = 2'b00;
                                  56
                                                                                                                      135
23
          //in
                                                                                       BS = 2'b00;
                                   57
                                              .CLOCK (CLOCK) ,
                                                                                                                      136
24
          reg CLOCK;
                                                                       101
                                                                                       PS = 0:
                                   58
                                              .RESET (RESET) .
                                                                                                                                       #10
25
          reg RESET;
                                                                       102
                                                                                       MW = 0:
                                   59
                                              .PC M2 (PC M2),
26
          reg [31:0] PC M2;
                                                                                                                      138
                                                                       103
                                              .RW(RW),
                                                                                       FS = 5'b000000;
                                   60
27
          reg RW;
                                                                                                                     139
                                                                       104
                                                                                       SH = 5'b000000;
                                   61
                                              .DA(DA),
28
          reg[4:0] DA;
                                                                                                                      140
                                   62
                                                                       105
                                                                                       BUS A = 32'h00000008;
                                              . MD (MD) .
29
          reg[1:0] MD;
                                                                                                                     141
                                                                                       BUS B = 32'h00000008;
                                                                                                                                       #10
                                                                       106
                                   63
                                              .BS (BS) ,
30
          reg[1:0] BS;
                                                                                                                      142
                                                                       07
                                   64
                                              .PS(PS),
31
                    PS:
          reg
                                                                                                                     143
                                   65
                                                                       108
                                                                                       #100
32
                                              . MW (MW) ,
                    MW;
          req
                                                                       109
                                                                                                                      144
                                                                                       #10
33
                                   66
                                              .FS(FS),
          reg[4:0] FS;
                                                                                                                     145
                                                                                                                                       #10
                                              .SH(SH),
34
                                   67
                                                                                       FS = 5'b00010;
          reg[4:0] SH;
                                                                                                                     146
                                              .BUS A (BUS A) ,
                                                                       111
                                                                                       SH = 5'b0100:
35
          reg [31:0]BUS A;
                                   68
36
                                   69
                                              .BUS B (BUS B) ,
                                                                       112
                                                                                                                     147
         reg [31:0]BUS B;
37
                                   70
                                                                       13
                                                                                                                     148
38
          //out
                                   71
                                                                       114
                                              .BrA (BrA) ,
                                                                                       #10
                                                                                                                     149
39
                                  72
          wire[31:0]BrA;
                                                                       115
                                              . RAA (RAA) ,
                                                                                       FS = 5'b00101;
                                                                                                                                       #10
40
          wire[31:0]RAA;
                                   73
                                              .RW out (RW out) ,
                                                                       116
                                                                                       BUS A = 32'h00000008;
                                                                                                                      151
41
          wire
                       RW out;
                                   74
                                              .DA out (DA out) ,
                                                                       117
                                                                                       BUS B = 32'h00000FFF;
                                                                                                                     152
42
          wire[4:0] DA out;
                                              .MD out (MD out) ,
                                   75
                                                                       118
                                                                                       MW = 1:
                                                                                                                      153
43
          wire[1:0] MD out;
                                   76
                                              .BS one (BS one) ,
                                                                       119
                                                                                       #10
                                                                                                                      154
44
                                                                                                                                   end
          wire
                     BS one;
                                              .BS zero (BS zero) ,
                                                                       120
                                                                                       FS = 5'b01000;
                                                                                                                     155
45
          wire
                       BS zero;
                                   78
                                              .PS out (PS out) ,
                                                                       121
                                                                                                                     156
46
          wire PS out;
                                                                                                                              always
                                              . Z(Z),
                                   79
                                                                       122
47
          wire Z;
                                                                                                                     157
                                                                                                                                   begin
                                   80
                                              . V(V),
                                                                       23
                                                                                       #10
48
          wire V;
                                                                                                                     158
                                   81
                                              .N(N),
                                                                       24
                                                                                       FS = 5'b01010;
49
          wire N:
                                                                                                                     159
                                   82
                                              .C(C),
                                                                       25
50
          wire C:
                                                                                       BUS A = 32'h000000008;
                                                                                                                      160
                                                                                                                                   end
                                   83
                                              . VxorN (VxorN) ,
                                                                       126
                                                                                       BUS B = 32'h00000AAA;
51
          wire VxorN;
                                                                                                                      161
                                   84
                                              .F(F),
52
                                                                       27
                                                                                       MW = 0;
          wire [31:0]F;
                                  85
                                              .Data Out (Data Out)
                                                                                                                      162
                                                                                                                              endmodule
53
                                                                       128
          wire [31:0] Data Out;
                                                                                       #10
                                   86
                                                                       129
                                                                                       FS = 5'b01100;
```

initial

begin

CLOCK = 0;

RESET = 0:

#10

88 89


90

91

92

```
FS = 5'b01110;
BUS A = 32'h00002008;
BUS B = 32'h00000008;
FS = 5'b000000;
FS = 5'b100000;
FS = 5'b10001;
BUS A = 32'h00FFF008;
BUS B = 32'h00000008;
FS = 5'b00111:
CLOCK = ~CLOCK:
```

EX_tb SIM




TestBench

WB

```
28
                                                                                         reg VxorN;
                                                                                  29
                                                                                         reg [31:0]F;
                                                                                         reg [31:0]Data;
                                                                                   30
                                                                                  31
     -module WB(
                                                                                   32
                                                                                         wire [31:0]BUS D;
22
           input
                        CLOCK,
                                                                                  33
                                                                                         wire RW out;
23
                        RESET,
           input
                                                                                  34
                                                                                         wire [4:0]DA out;
24
           input
                        RW,
                                                                                   35
25
           input [4:0] DA,
                                                                                  36
                                                                                                                62
                                                                                       -WB uut (
26
           input [1:0] MD,
                                                                                  37
                                                                                              .CLOCK (CLOCK) ,
                                           always @ (negedge CLOCK)
27
                                                                                                                64
           input
                        VxorN.
                                                                                  38
                                                                                              . RESET (RESET) ,
                                     48
                                              begin
28
           input [31:0]F,
                                     49
                                                  RW clocked
                                                             <= RW;
                                                                                  39
                                                                                             .RW(RW),
29
           input [31:0]Data,
                                                  DA clocked
                                                            <= DA;
                                                                                   40
                                                                                              .DA(DA),
                                                 MD clocked
                                     51
                                                             <= MD;
30
           output[31:0]BUS D,
                                                                                   41
                                                                                              .MD (MD),
                                                 F clocked
                                     52
                                                             <= F:
31
           output
                        RW out,
                                     53
                                                                                   42
                                                                                              . VxorN (VxorN) ,
                                                  Data clocked <= Data;
32
           output[4:0] DA out
                                     54
                                                 VxorN clocked <= VxorN;
                                                                                   43
                                                                                             .F(F),
33
                                              end
           );
                                                                                   44
                                                                                              . Data (Data) ,
                                     56
34
                                                                                   45
                                                                                              .BUS D(BUS D),
                                     57
                                           always @ (*)
35
                      RW clocked;
                                                                                   46
                                                                                              .RW out (RW out) ,
                                     58
                                              begin
36
                  DA clocked;
                                     59
       reg [4:0]
                                                  if (MD clocked == 0)
                                                                                   47
                                                                                              .DA out (DA out)
                                     60
37
                                                     begin
       reg [1:0] MD clocked;
                                     61
                                                        BUS D reg <= F clocked;
38
       reg [31:0] F clocked;
                                     62
                                                     end
39
       reg [31:0] Data clocked;
                                                  if (MD clocked == 1)
40
                      VxorN clocked;
                                                     begin
       reg
                                                        BUS D reg <= Data clocked;
41
       reg [31:0] BUS D reg;
42
                                                  if (MD clocked == 2)
43
      assign RW out = RW clocked;
                                                        44
      assign DA out = DA clocked;
                                                     end
45
      assign BUS D = BUS D reg;
                                              end
46
                                     72
                                     73
                                           endmodule
```

```
23
       rea CLOCK:
24
       reg RESET;
25
       reg RW;
                                      initial
26
       reg [4:0]DA;
                               51
                                          begin
27
       reg [1:0]MD;
                               52
                                              CLOCK = 0:
                               53
                                              RESET = 1:
                               54
                                              #10
                               55
                                              RESET = 0;
                               56
                                              RW = 0;
                               57
                                              DA = 5'b000000:
                               58
                                              MD = 2'b00;
                               59
                                              VxorN = 0;
                               60
                                              F = 32'h000000000;
                               61
                                              Data = 32'h00000000;
                                              #100
                               63
                               65
                                              F = 32'hFFFFFFFF;
                               66
                                              Data = 32'hDDDDDDDD;
                               67
                                              VxorN = 1;
                               68
                                              MD = 2'b00:
                               69
                                              #10
                               70
                                              MD = 2'b01;
                                              #10
                                              MD = 2'b10:
                                          end
```

WB SIM



RISC CPU

```
//ex to wb
     module RISC CPU (
                                                            wire RW wire:
22
           input CLOCK,
23
                                                            wire [4:01DA wire:
           input RESET.
24
                                                            wire [1:0]MD wire;
           output V,
           output N.
                                                     64
                                                            wire VxorN wire;
26
           output C
                                                            wire [31:0]F wire;
27
          );
                                                            wire [31:0] Data wire;
      //if to top
                                                     67
                                                            //wb to reg
      wire [31:01PC 1 top wire:
                                                            wire RW reg wire;
      //top output to IF
                                                            wire [4:0]DA reg wire;
      wire [31:0]MUX C out wire;
                                                            wire [31:0]BUS D wire;
32
      //IF output to DOF
      wire [31:0] IR wire;
34
35
      //reg out to dof
36
      wire [31:0] AOUT wire;
37
      wire [31:0]BOUT wire;
38
      //dof to reg
39
      wire [4:0]AA wire;
                                     FITOP top (
      wire [4:0]BA wire;
                                 73
                                           //INPUT
      //dof to ex
                                 74
                                            .BS one (BS one wire) , //from ex
42
      wire [31:0] PC M2 wire;
                                           .BS zero (BS zero wire) , //from ex
                                 75
43
      wire RW dof wire;
                                 76
                                            .PS top(PS wire),//from ex
      wire [4:0] DA dof wire;
44
                                            .Z top(Z wire),//from ex
      wire [1:0]MD dof wire;
                                 78
                                            .BrA top (BrA wire) , //from ex
46
      wire [1:0]BS dof wire;
                                            .RAA top(RAA wire),//from ex
                                 79
      wire PS dof wire;
                                            .PC 1 top (PC 1 top wire) , //from IF
                                 80
      wire MW wire;
                                 81
                                           //OUTPUT
49
      wire [4:0]FS wire;
                                            .MUX C out (MUX C out wire) //to IF(PC)
50
      wire [4:01SH wire;
                                 83
      wire [31:0]BUS A wire;
                                 84
52
      wire [31:0]BUS B wire;
                                 85
                                     FIF IF(
53
      //ex to top
                                 86
                                           //INPUT
54
      wire [31:0]BrA wire;
                                 87
                                            .CLOCK(CLOCK).
      wire [31:0] RAA wire;
                                 88
                                            .PC (MUX C out wire) , //from TOP (mux c)
56
      wire PS wire;
                                 89
      wire Z wire:
                                 90
                                            .PC M1(PC 1 top wire),//to top & DOF
      wire BS one wire;
                                 91
                                            .IR(IR wire)//to dof
      wire BS zero wire;
                                 92 -);
```

```
94
     FDOF dof (
95
           //input
96
           .CLOCK(CLOCK).
97
           . RESET (RESET) .
98
           .PC M1(PC 1 top wire),//from IF
99
           .IR(IR wire),//from IF
           .A DATA(AOUT wire),//from regfile
           .B DATA (BOUT wire) , //from regfile
           //output
           .BUS A (BUS A wire) ,
104
           .BUS B(BUS B wire) .
           .AA(AA wire),//to regfile
106
           .BA(BA wire),//to regfile
           .RW(RW dof wire).//to ex
108
           .DA(DA dof wire),//to ex
109
           .MD (MD dof wire) , //to ex
           .BS(BS dof wire) .//to ex
           .PS(PS dof wire) .//to ex
112
           .MW (MW wire) ,//to ex
           .FS(FS wire),//to ex
114
           .SH(SH wire) .//to ex
           .PC M2 (PC M2 wire) //to ex
116
```

```
-WB wb (
152
            //INPUT
            .CLOCK (CLOCK) .
            .RESET (RESET) ,
154
            .RW(RW wire),//from ex
156
            .DA(DA wire),//from ex
157
            .MD (MD wire) , //from ex
158
            .VxorN(VxorN wire),//from ex
            .F(F wire),//from ex
159
            .Data (Data wire) , //from ex
160
161
            //OUTPUT
162
            .BUS D(BUS D wire),//to reg
            .RW out (RW reg wire) ,//to reg
163
            .DA out (DA reg wire) //to reg
164
165
```

```
118
        EX ex(
  119
              //INPUT
               .CLOCK (CLOCK) ,
  121
               . RESET (RESET) ,
              .PC M2 (PC M2 wire) ,//from dof
  123
               .RW(RW dof wire),//from dof
  124
               .DA(DA dof wire) .//from dof
  125
              .MD (MD dof wire) , //from dof
  126
               .BS(VS dof wire),//from dof
              .PS(PS dof wire),//from dof
              .MW (MW wire) , //from dof
  128
  129
              .FS(FS wire).//from dof
              .SH(SH wire),//from dof
              .BUS A (BUS A wire) , //from dof
  132
              .BUS B(BUS B wire), //from dof
              //OUTPUT
  133
  134
               .BrA(BrA wire),//to top
              .RAA(RAA wire).//to top
              .RW out (RW wire) .//to wb
  136
  137
              .DA out (DA wire) ,//to wb
              .MD out (MD wire) , //to wb
  138
              .BS one (BS one wire) ,//to top
  139
              .BS zero (BS zero wire) ,//to top
  140
              .PS out (PS wire) .//to top
  141
              .Z(Z wire),//to top
  142
  143
               . V (V),
  144
              .N(N),
  145
               .C(C).
  146
              .VxorN(VxorN wire).//to wb
              .F(F wire) .//to wb
  147
              .Data Out(Data wire)//to wb
  148
167
      Fregfile reg file(
168
            //INPUTS
169
            .clock(CLOCK),
            . reset (RESET) .
            .RW(RW reg wire),//from wb
            .Asel(AA wire),//from dof
172
            .Bsel(BA wire),//from dof
173
174
            .Dsel(DA reg wire),//from wb
175
            .DIN(BUS D wire),//from wb
176
            //OUTPUTS
177
            .AOUT (AOUT wire) ,//to dof
            .BOUT (BOUT wire) //to dof
178
179
180
        endmodule
```