
FACULTY OF FACULTY OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF COMPUTER ENGINEERING SECOND SEMESTER EXAMINATIONS

QUESTION 1 - UP/DOWN RIPPLE COUNTER (10 Marks)

a) The following figure shows a cascade arrangement of two UP/DOWN counters wired as designated as A, B, C, D, E, F, 6 and H after the 34th clock





would be the state of the counter immediately after

QUESTION 2 - SERIAL COUNTER (20 Marks)

- b) Give the modulus of the counter and draw the timing waveform diagram in each case.

QUESTION 3 - PARALLEL COUNTER (30 Marks)

- a) Discuss the different possibilities of J and K logic states for the following:
 - i) $Q_n = 0$, $Q_{n+1} = x$ ii) $Q_n = 1$, $Q_{n+1} = x$ iii) Conclude
- the unused states of 110 and 111 go to 000 on the next clock pulse. Use J-K flip-flops.