

ElkhartLake Intel(R) Firmware Support Package (FSP) Integration Guide

Mon Nov 26 2018 13:53:37

By using this document, in addition to any agreements you have with Intel, you accept the terms set forth below. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm

Any software source code reprinted in this document is furnished for informational purposes only and may only be used or copied and no license, express or implied, by estoppel or otherwise, to any of the reprinted source code is granted by this document.

[When the doc contains software source code for a special or limited purpose (such as informational purposes only), use the conditionalized Software Disclaimer tag. Otherwise, use the generic software source code disclaimer from the Legal page and include a copy of the software license or a hyperlink to its permanent location.]

This document contains information on products in the design phase of development. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: http://www.intel.com/products/processor\_number/

Code Names are only for use by Intel to identify products, platforms, programs, services, etc. ("products") in development by Intel that have not been made commercially available to the public, i.e., announced, launched or shipped. They are never to be used as "commercial" names for products. Also, they are not intended to function as trademarks.

Intel, Intel Atom, [include any Intel trademarks which are used in this document] and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright ©Intel Corporation. All rights reserved.

# **Contents**

1	INTRODUCTION	1
2	FSP OVERVIEW	3
3	FSP INTEGRATION	5
4	FSP PORTING RECOMMENDATION	11
5	UPD PORTING GUIDE	13
6	FSP OUTPUT	15
7	FSP POSTCODE	19
8	Class Index	27
	8.1 Class List	27
9	File Index	29
	9.1 File List	29
10	Class Documentation	31
	10.1 AUDIO_AZALIA_VERB_TABLE Struct Reference	31
	10.1.1 Detailed Description	31
	10.2 AZALIA_HEADER Struct Reference	32
	10.2.1 Detailed Description	32
	10.3 CHIPSET_INIT_INFO Struct Reference	32
	10.3.1 Detailed Description	33
	10.4 DIMM_INFO Struct Reference	33
	10.4.1 Detailed Description	33
	10.5 FIRMWARE_VERSION Struct Reference	33
	10.5.1 Detailed Description	34
	10.6 FIRMWARE_VERSION_INFO Struct Reference	34
	10.6.1 Detailed Description	34
	10.7 FIRMWARE_VERSION_INFO_HOB Struct Reference	34
	10.7.1 Detailed Description	35

iv CONTENTS

	10.7.2	Member [	Data Documentation	35
		10.7.2.1	Count	35
10.8 I	FSP_M	_CONFIG	Struct Reference	35
-	10.8.1	Detailed [	Description	53
-	10.8.2	Member [	Data Documentation	53
		10.8.2.1	ActiveCoreCount	53
		10.8.2.2	ApertureSize	53
		10.8.2.3	ApStartupBase	53
		10.8.2.4	Avx2RatioOffset	53
		10.8.2.5	Avx3RatioOffset	54
		10.8.2.6	BclkAdaptiveVoltage	54
		10.8.2.7	BclkRfiFreq	54
		10.8.2.8	BiosAcmBase	54
		10.8.2.9	BiosAcmSize	54
		10.8.2.10	BiosGuard	55
		10.8.2.11	BistOnReset	55
		10.8.2.12	BootFrequency	55
		10.8.2.13	ChHashEnable	55
		10.8.2.14	ChHashInterleaveBit	55
		10.8.2.15	ChHashMask	56
		10.8.2.16	CkeRankMapping	56
		10.8.2.17	CleanMemory	56
		10.8.2.18	CmdRanksTerminated	56
		10.8.2.19	CoreMaxOcRatio	56
		10.8.2.20	CorePIIVoltageOffset	57
		10.8.2.21	CoreVoltageAdaptive	57
		10.8.2.22	CoreVoltageMode	57
		10.8.2.23	CoreVoltageOverride	57
		10.8.2.24	CpuRatio	57
		10.8.2.25	CpuRatioOverride	57
		10.8.2.26	CpuTraceHubMemReg0Size	58
		10.8.2.27	CpuTraceHubMemReg1Size	58
		10.8.2.28	CpuTraceHubMode	58
		10.8.2.29	CridEnable	58
		10.8.2.30	DciUsb3TypecUfpDbg	58
		10.8.2.31	DdrFreqLimit	59
		10.8.2.32	DdrSpeedControl	59
		10.8.2.33	DisableDimmChannel0	59
		10.8.2.34	DisableDimmChannel1	59
		10.8.2.35	DmiDeEmphasis	59

CONTENTS

10.8.2.36 DmiGen3EndPointHint
10.8.2.37 DmiGen3EndPointPreset
10.8.2.38 DmiGen3ProgramStaticEq
10.8.2.39 DmiGen3RootPortPreset
10.8.2.40 EnableC6Dram
10.8.2.41 EnableSgx
10.8.2.42 EnCmdRate
10.8.2.43 EpgEnable
10.8.2.44 FClkFrequency
10.8.2.45 FivrEfficiency
10.8.2.46 FivrFaults
10.8.2.47 ForceOltmOrRefresh2x
10.8.2.48 FreqSaGvLow
10.8.2.49 FreqSaGvMid
10.8.2.50 GmAdr
10.8.2.51 GtPilVoltageOffset
10.8.2.52 GtPsmiSupport
10.8.2.53 GttMmAdr
10.8.2.54 HobBufferSize
10.8.2.55 HotThresholdCh0Dimm0
10.8.2.56 HotThresholdCh0Dimm1
10.8.2.57 HotThresholdCh1Dimm0
10.8.2.58 HotThresholdCh1Dimm1
10.8.2.59 ldd3n
10.8.2.60 ldd3p
10.8.2.61 lgdDvmt50PreAlloc
10.8.2.62 ImguClkOutEn
10.8.2.63 ImrRpSelection
10.8.2.64 InitPcieAspmAfterOprom
10.8.2.65 InternalGfx
10.8.2.66 IsvtloPort
10.8.2.67 JtagC10PowerGateDisable
10.8.2.68 McPIIVoltageOffset
10.8.2.69 MmioSize
10.8.2.70 OcLock
10.8.2.71 PcdDebugInterfaceFlags
10.8.2.72 PcdlsaSerialUartBase
10.8.2.73 PcdSerialDebugBaudRate
10.8.2.74 PcdSerialDebugLevel
10.8.2.75 PcdSerialloUartNumber

<u>vi</u> CONTENTS

10.8.2.76 PchLpcEnhancePort8xhDecoding
10.8.2.77 PchNumRsvdSmbusAddresses
10.8.2.78 PchPort80Route
10.8.2.79 PchSmbAlertEnable
10.8.2.80 PchTraceHubMemReg0Size
10.8.2.81 PchTraceHubMemReg1Size
10.8.2.82 PchTraceHubMode
10.8.2.83 PcieImrSize
10.8.2.84 PcieMultipleSegmentEnabled
10.8.2.85 PcieRpEnableMask
10.8.2.86 PlatformDebugConsent
10.8.2.87 PrmrrSize
10.8.2.88 ProbelessTrace
10.8.2.89 PwdwnldleCounter
10.8.2.90 RankInterleave
10.8.2.91 Ratio
10.8.2.92 RealtimeMemoryTiming
10.8.2.93 RefClk
10.8.2.94 RhSolution
10.8.2.95 RingDownBin
10.8.2.96 RingMaxOcRatio
10.8.2.97 RingPllVoltageOffset
10.8.2.98 RingVoltageAdaptive
10.8.2.99 RingVoltageMode
10.8.2.100RingVoltageOffset
10.8.2.101RingVoltageOverride
10.8.2.102RMT
10.8.2.103RMTLoopCount
10.8.2.104RmtPerTask
10.8.2.105SafeMode
10.8.2.10\&aGv
10.8.2.107SaPcieRpEnableMask
10.8.2.10&aPcieRpLinkDownGpios
10.8.2.109SaPIIVoltageOffset
10.8.2.110ScramblerSupport
10.8.2.111SinitMemorySize
10.8.2.11 26 mbus Arp Enable
10.8.2.113SmbusEnable
10.8.2.114SpdAddressTable
10.8.2.115SpdProfileSelected

CONTENTS vii

10.8.2.116TcssDma0En
10.8.2.117TcssDma1En
10.8.2.118TcssDma2En
10.8.2.119TcssltbtPcie0En
10.8.2.120TcssltbtPcie1En
10.8.2.121TcssltbtPcie2En
10.8.2.122TcssltbtPcie3En
10.8.2.123TcssltbtPcie4En
10.8.2.124TcssltbtPcie5En
10.8.2.125TcssXdciEn
10.8.2.126TcssXhciEn
10.8.2.127TgaSize
10.8.2.128ThrtCkeMinTmr
10.8.2.129TjMaxOffset
10.8.2.130TmeEnable
10.8.2.131TrainTrace
10.8.2.132RTP
10.8.2.133TsegSize
10.8.2.134TsodAlarmwindowLockBit
10.8.2.135TsodCriticalEventOnly
10.8.2.136TsodCriticaltripLockBit
10.8.2.137TsodEventMode
10.8.2.138TsodEventOutputControl
10.8.2.139TsodEventPolarity
10.8.2.140TsodManualEnable
10.8.2.141TsodShutdownMode
10.8.2.142TsodTcritMax
10.8.2.143Txt
10.8.2.144TxtDprMemoryBase
10.8.2.145TxtDprMemorySize
10.8.2.146TxtHeapMemorySize
10.8.2.147TxtImplemented
10.8.2.148TxtLcpPdBase
10.8.2.149TxtLcpPdSize
10.8.2.150UserBudgetEnable
10.8.2.151UserThresholdEnable
10.8.2.152VddVoltage
10.8.2.153VmxEnable
10.8.2.154WarmThresholdCh0Dimm0
10.8.2.155WarmThresholdCh0Dimm1

viii CONTENTS

10.8.2.156WarmThresholdCh1Dimm0	83
10.8.2.157WarmThresholdCh1Dimm1	83
10.9 FSP_M_TEST_CONFIG Struct Reference	83
10.9.1 Detailed Description	85
10.9.2 Member Data Documentation	85
10.9.2.1 BdatEnable	85
10.9.2.2 BdatTestType	85
10.9.2.3 BiosSize	85
10.9.2.4 BypassPhySyncReset	85
10.9.2.5 ChipsetInitMessage	86
10.9.2.6 DisableMessageCheck	86
10.9.2.7 DmiGen3EqPh2Enable	86
10.9.2.8 DmiGen3EqPh3Method	86
10.9.2.9 HeciCommunication2	86
10.9.2.10 KtDeviceEnable	87
10.9.2.11 LockPTMregs	87
10.9.2.12 PanelPowerEnable	87
10.9.2.13 ScanExtGfxForLegacyOpRom	87
10.9.2.14 SkipMbpHob	87
10.9.2.15 SmbusDynamicPowerGating	87
10.9.2.16 SmbusSpdWriteDisable	88
10.9.2.17 TotalFlashSize	88
10.9.2.18 TxtAcheckRequest	88
10.9.2.19 WdtDisableAndLock	88
10.10FSP_S_CONFIG Struct Reference	88
10.10.1 Detailed Description	112
10.10.2 Member Data Documentation	112
10.10.2.1 AcLoadline	112
10.10.2.2 AcousticNoiseMitigation	113
10.10.2.3 AmtEnabled	113
10.10.2.4 AmtKvmEnabled	113
10.10.2.5 AmtSolEnabled	113
10.10.2.6 AsfEnabled	113
10.10.2.7 CnviBtAudioOffload	113
10.10.2.8 CnviBtCore	114
10.10.2.9 CnviClkreqPinMux	114
10.10.2.10CnviMode	114
10.10.2.11CnviRfResetPinMux	114
10.10.2.12DcLoadline	114
10.10.2.13DevIntConfigPtr	115

CONTENTS

10.10.2.14DmiSuggestedSetting	15
10.10.2.15DmiTS0TW	15
10.10.2.16DmiTS1TW	15
10.10.2.17DmiTS2TW	15
10.10.2.18DmiTS3TW	16
10.10.2.19EcCmdLock	16
10.10.2.20EcCmdProvisionEav	16
10.10.2.21Enable8254ClockGating	16
10.10.2.22EnableMinVoltageOverride	16
10.10.2.23EnableTcoTimer	16
10.10.2.24EnableTimedGPIO0	17
10.10.2.25EnableTimedGPIO1	17
10.10.2.26EsataSpeedLimit	17
10.10.2.27FastPkgCRampDisableFivr	17
10.10.2.28FastPkgCRampDisableGt	18
10.10.2.29FastPkgCRampDisablela	18
10.10.2.30FastPkgCRampDisableSa	18
10.10.2.31FivrRfiFrequency	18
10.10.2.32FivrSpreadSpectrum	18
10.10.2.33ForcMebxSyncUp	19
10.10.2.34FwProgress	19
10.10.2.35GpiolrqRoute	19
10.10.2.36Heci3Enabled	19
10.10.2.37lccMax	19
10.10.2.38monOffset	19
10.10.2.39monSlope	20
10.10.2.40omTypeCPortPadCfg	20
10.10.2.41ITbtConnectTopologyTimeoutInMs	20
10.10.2.42 TbtForcePowerOnTimeoutInMs	20
10.10.2.43ManageabilityMode	20
10.10.2.44MeUnconfigOnRtcClear	21
10.10.2.45MinVoltageC8	21
10.10.2.46MinVoltageRuntime	21
10.10.2.47NumOfDevIntConfig	21
	21
•	22
	22
The state of the s	22
	22
10.10.2.53PchEspiHostC10ReportEnable	22

X CONTENTS

10.10.2.54PchFivrDynPm
10.10.2.55PchFivrExtVnnRailSxEnabledStates
10.10.2.56PchFivrExtVnnRailSxIccMax
10.10.2.57PchFivrExtVnnRailSxVoltage
10.10.2.58PchFivrVccinAuxLowToHighCurModeVolTranTime
10.10.2.59PchFivrVccinAuxOffToHighCurModeVolTranTime
10.10.2.60PchFivrVccinAuxRetToHighCurModeVolTranTime
10.10.2.61PchFivrVccinAuxRetToLowCurModeVolTranTime
10.10.2.62PchHdaAudioLinkDmic0ClkAPinMux
10.10.2.63PchHdaAudioLinkDmic0ClkBPinMux
10.10.2.64PchHdaAudioLinkDmic0DataPinMux
10.10.2.65PchHdaAudioLinkDmic0Enable
10.10.2.66PchHdaAudioLinkDmic1ClkAPinMux
10.10.2.67PchHdaAudioLinkDmic1ClkBPinMux
10.10.2.68PchHdaAudioLinkDmic1DataPinMux
10.10.2.69PchHdaAudioLinkDmic1Enable
10.10.2.70PchHdaAudioLinkHdaEnable
10.10.2.71PchHdaAudioLinkSndw1Enable
10.10.2.72PchHdaAudioLinkSndw2Enable
10.10.2.73PchHdaAudioLinkSndw3Enable
10.10.2.74PchHdaAudioLinkSndw4Enable
10.10.2.75PchHdaAudioLinkSsp0Enable
10.10.2.76PchHdaAudioLinkSsp1Enable
10.10.2.77PchHdaAudioLinkSsp2Enable
10.10.2.78PchHdaAudioLinkSsp3Enable
10.10.2.79PchHdaAudioLinkSsp4Enable
10.10.2.80PchHdaAudioLinkSsp5Enable
10.10.2.81PchHdaDspEnable
10.10.2.82PchHdaDspUaaCompliance
10.10.2.83PchHdalDispCodecDisconnect
10.10.2.84PchHdalDispLinkFrequency
10.10.2.85PchHdaLinkFrequency
10.10.2.86PchHdaPme
10.10.2.87PchHdaVcType
10.10.2.88PchHotEnable
10.10.2.89PchloApicEntry24_119
10.10.2.90PchloApicId
10.10.2.91PchlshGpEnable
10.10.2.92Pchlshl2cEnable
10.10.2.93PchlshPdtUnlock

CONTENTS xi

10.10.2.94PchlshSpiCs0Enable	130
10.10.2.95PchlshSpiEnable	130
10.10.2.96PchlshUartEnable	130
10.10.2.97PchLanEnable	131
10.10.2.98PchLanLtrEnable	131
10.10.2.99PchLockDownBiosLock	131
10.10.2.10@chMemoryThrottlingEnable	131
10.10.2.10 PchOseAdcEnable	131
10.10.2.102chOseCanEnable	132
10.10.2.108chOseHsuartEnable	132
10.10.2.104chOsel2cEnable	132
10.10.2.108chOsel2sEnable	132
10.10.2.108chOsePwmEnable	132
10.10.2.10FchOseQepEnable	132
10.10.2.108chOseSpiCs0Enable	133
10.10.2.109chOseSpiEnable	133
10.10.2.11PchOseTimedGpioEnable	133
10.10.2.11 PrchOseTimedGpioPinAllocation	133
·	133
10.10.2.11BchOseUartEnable	134
	134
10.10.2.11BchPmDeepSxPol	134
10.10.2.11 MchPmDisableDsxAcPresentPulldown	134
10.10.2.11FchPmDisableNativePowerButton	134
10.10.2.11BchPmLanWakeFromDeepSx	135
10.10.2.11 19 chPmMeWakeSts	135
10.10.2.12MochPmPciePIISsc	135
10.10.2.129chPmPcieWakeFromDeepSx	135
10.10.2.122chPmPmeB0S5Dis	135
10.10.2.128chPmPwrBtnOverridePeriod	135
10.10.2.124chPmPwrCycDur	136
10.10.2.125chPmSlpAMinAssert	136
10.10.2.128chPmSlpLanLowDc	136
10.10.2.127chPmSlpS0Enable	136
10.10.2.128chPmSlpS0Vm070VSupport	136
10.10.2.129chPmSlpS0Vm075VSupport	137
10.10.2.13MPchPmSlpS0VmRuntimeControl	137
10.10.2.13PchPmSlpS3MinAssert	137
10.10.2.13PchPmSlpS4MinAssert	137
10.10.2.138chPmSlpStrchSusUp	137

xii CONTENTS

10.10.2.134chPmSlpSusMinAssert
10.10.2.135chPmVrAlert
10.10.2.138chPmWolEnableOverride
10.10.2.13 <b>7</b> chPmWolOvrWkSts
10.10.2.138chPmWoWlanDeepSxEnable
10.10.2.139chPmWoWlanEnable
10.10.2.14/OchPwrOptEnable
10.10.2.14AchS0ixAutoDemotion
10.10.2.14P2chSerialIoI2cPadsTermination
10.10.2.14BchSeriallol2cSclPinMux
10.10.2.14AchSeriallol2cSdaPinMux
10.10.2.14BchStartFramePulse
10.10.2.14/BchTsnEnable
10.10.2.14 <b>F</b> chTTEnable
10.10.2.14RchTTLock
10.10.2.14P9chTTState13Enable
10.10.2.15PcieComplianceTestMode
10.10.2.15 cieDisableRootPortClockGating
10.10.2.152cieEnablePeerMemoryWrite
10.10.2.15BcieEqPh3LaneParamCm
10.10.2.15AcieEqPh3LaneParamCp
10.10.2.155cieRpAspm
10.10.2.15 RocieRpCompletionTimeout
10.10.2.157cieRpDpcExtensionsMask
10.10.2.15 Bcie RpDpc Mask
10.10.2.159cieRpFunctionSwap
10.10.2.16 PocieRpGen3EqPh3Method
10.10.2.16 **CieRpImrEnabled
10.10.2.162cieRpL1Substates
10.10.2.16 <b>3</b> cieRpPcieSpeed
10.10.2.164cieRpPhysicalSlotNumber
10.10.2.1685cieRpPtmMask
10.10.2.168cieSwEqCoeffListCm
10.10.2.167cieSwEqCoeffListCp
10.10.2.168mcCpuC10GatePinEnable
10.10.2.169mcDbgMsgEn
10.10.2.1710mcGrTscEnable
10.10.2.17AmcModPhySusPgEnable
10.10.2.172mcPowerButtonDebounce
10.10.2.178mcV1p05lsExtFetControlEn

CONTENTS xiii

10.10.2.174mcV1p05PhyExtFetControlEn
10.10.2.178ortUsb20Enable
10.10.2.17/BortUsb30Enable
10.10.2.17#pinSupport
10.10.2.17/Bsi1Threshold
10.10.2.17/9si2Threshold
10.10.2.18 <b>8</b> 9si3Enable
10.10.2.18 i3Threshold
10.10.2.18 <b>2</b> sOnEnable
10.10.2.18BsysOffset
10.10.2.184sysSlope
10.10.2.185xRcConfig
10.10.2.18 Bemote Assistance
10.10.2.18RtcBiosInterfaceLock
10.10.2.18/BtcMemoryLock
10.10.2.18SaPcieComplianceTestMode
10.10.2.19 Sa Pcie Device Override Table Ptr
10.10.2.193aPcieDisableRootPortClockGating
10.10.2.192aPcieDisableRootPortPowerGating
10.10.2.19SaPcieEnablePeerMemoryWrite
10.10.2.199aPcieEqPh3LaneParamCm
10.10.2.19 <b>5</b> aPcieEqPh3LaneParamCp
10.10.2.196aPcieGen3EndPointHint
10.10.2.195aPcieGen3EndPointPreset
10.10.2.198aPcieGen3ProgramStaticEq
10.10.2.199aPcieGen3RootPortPreset
10.10.2.20SaPcieGen4EndPointHint
10.10.2.203aPcieGen4EndPointPreset
10.10.2.202aPcieGen4ProgramStaticEq
10.10.2.20SaPcieGen4RootPortPreset
10.10.2.20 PcieHwEqGen3CoeffListCm
10.10.2.20 <b>5</b> aPcieHwEqGen3CoeffListCp
10.10.2.20 <b>%</b> aPcieHwEqGen4CoeffListCm
10.10.2.205aPcieHwEqGen4CoeffListCp
10.10.2.20 <b>%</b> aPcieRpAspm
10.10.2.20 <b>9</b> aPcieRpDpcEnabled
10.10.2.21SaPcieRpDpcExtensionsEnabled
10.10.2.21SaPcieRpFunctionSwap
10.10.2.21 <b>2</b> aPcieRpGen3EqPh23Enable
10.10.2.21 <b>3</b> aPcieRpGen3EqPh3Enable

XIV

10.10.2.2194aPcieRpGen3EqPh3Method
10.10.2.21 <b>%</b> aPcieRpGen4EqPh23Enable
10.10.2.21 <b>%</b> aPcieRpGen4EqPh3Enable
10.10.2.21\$aPcieRpGen4EqPh3Method
10.10.2.21 <b>%</b> aPcieRpL1Substates
10.10.2.21 <b>9</b> aPcieRpPcieSpeed
10.10.2.225aPcieRpPhysicalSlotNumber
10.10.2.223aPcieRpPtmEnabled
10.10.2.222aPcieRpVcEnabled
10.10.2.223ataEnable
10.10.2.223ataLedEnable
10.10.2.22 <b>5</b> ataMode
10.10.2.22 <b>%</b> ataP0TDispFinit
10.10.2.223ataP1TDispFinit
10.10.2.228ataPortsDevSlp
10.10.2.22 <b>3</b> ataPortsDmVal
10.10.2.239ataPortsEnable
10.10.2.233ataPwrOptEnable
10.10.2.232ataRstHddUnlock
10.10.2.23 <b>S</b> ataRstInterrupt
10.10.2.233ataRstlrrt
10.10.2.23 <b>5</b> ataRstlrrtOnly
10.10.2.23 <b>6</b> ataRstLedLocate
10.10.2.233ataRstOromUiBanner
10.10.2.238ataRstPcieDeviceResetDelay
10.10.2.23 <b>9</b> ataRstRaid0
10.10.2.24 <b>S</b> ataRstRaid1
10.10.2.24 <b>S</b> ataRstRaid10
10.10.2.24 <b>2</b> ataRstRaid5
10.10.2.24SataRstRaidDeviceId
10.10.2.249ataRstSmartStorage
10.10.2.24 <b>5</b> ataSalpSupport
10.10.2.24 <b>S</b> ataThermalSuggestedSetting
10.10.2.24 <b>%</b> cilrqSelect
10.10.2.248csEmmcEnabled
10.10.2.24 <b>9</b> csEmmcHs400Enabled
10.10.2.25% csSdCardEnabled
10.10.2.253endEcCmd
10.10.2.252endVrMbxCmd
10.10.2.253erialloDebugUartNumber

CONTENTS xv

10.10.2.259eriallol2cMode	161
10.10.2.255erialloSpi0CsEnable	161
10.10.2.256erialloSpi0CsPolarity	161
10.10.2.257erialloSpi1CsEnable	161
10.10.2.258erialloSpi1CsPolarity	161
10.10.2.259erialloSpi2CsEnable	162
10.10.2.269erialloSpi2CsPolarity	162
10.10.2.263erialloSpi3CsEnable	162
10.10.2.262erialloSpi3CsPolarity	162
10.10.2.26SerialloSpi4CsEnable	162
10.10.2.269erialloSpi4CsPolarity	163
10.10.2.265erialloSpi5CsEnable	163
10.10.2.266 eriallo Spi5Cs Polarity	163
10.10.2.269erialloSpi6CsEnable	163
10.10.2.268erialloSpi6CsPolarity	163
10.10.2.26 <b>9</b> erialloSpiDefaultCsOutput	163
10.10.2.279erialloSpiMode	164
10.10.2.273erialloUartCtsPinMuxPolicy	164
10.10.2.2729erialloUartDataBits	164
10.10.2.27SerialloUartDmaEnable	164
10.10.2.279erialloUartMode	164
10.10.2.27 <b>S</b> erialloUartParity	165
10.10.2.276 eriallo Uart Power Gating	165
10.10.2.275/erialloUartRtsPinMuxPolicy	165
10.10.2.278erialloUartRxPinMuxPolicy	165
10.10.2.279erialloUartStopBits	165
10.10.2.289erialloUartTxPinMuxPolicy	166
10.10.2.283 how SpiController	166
10.10.2.282iCsmFlag	166
10.10.2.28 <b>9</b> kipMpInit	166
10.10.2.289lowSlewRateForFivr	166
10.10.2.28 <b>S</b> lowSlewRateForGt	166
10.10.2.28% lowSlewRateForla	167
10.10.2.285lowSlewRateForSa	167
10.10.2.28 <b>9</b> lpS0DisQForDebug	167
10.10.2.28 <b>9</b> lpS0Override	167
10.10.2.29DcolrqSelect	167
10.10.2.29īfcssAuxOri	168
10.10.2.29PcssHslOri	168
10.10.2.29BdcPowerLimit	168

xvi CONTENTS

10.10.2.29 AdcTimeWindow	168
10.10.2.29ThcPort0InterruptPinMuxing	168
10.10.2.296hcPort1InterruptPinMuxing	169
10.10.2.29VTSuggestedSetting	169
10.10.2.29BurboMode	169
10.10.2.2919xtEnable	169
10.10.2.300fsEnable	169
10.10.2.30 sb2PhyPehalfbit	170
10.10.2.302sb2PhyPetxiset	170
10.10.2.303sb2PhyPredeemp	170
10.10.2.304sb2PhyTxiset	170
10.10.2.305sb3HsioTxDeEmph	170
10.10.2.306sb3HsioTxDeEmphEnable	171
10.10.2.307sb3HsioTxDownscaleAmp	171
10.10.2.308sb3HsioTxDownscaleAmpEnable	171
10.10.2.309sbPdoProgramming	171
10.10.2.31 <b>0</b> sbTcPortEn	171
10.10.2.31 <b>√</b> mdEnable	172
10.10.2.31 <b>2</b> mdPortA	172
10.10.2.31 <b>%</b> mdPortB	172
10.10.2.31 <b>\text{MmdPortC}</b>	172
10.10.2.31 <b>%</b> mdPortD	172
10.10.2.31% VoltageLimit	172
10.10.2.31WatchDog	173
10.10.2.318/atchDogTimerBios	173
10.10.2.31WatchDogTimerOs	173
10.10.2.32% dciEnable	173
10.11FSP_S_TEST_CONFIG Struct Reference	173
10.11.1 Detailed Description	182
10.11.2 Member Data Documentation	182
10.11.2.1 ApIdleManner	182
10.11.2.2 AutoThermalReporting	182
10.11.2.3 C1e	183
10.11.2.4 C1StateAutoDemotion	183
10.11.2.5 C1StateUnDemotion	183
10.11.2.6 ConfigTdpBios	183
10.11.2.7 CoreCStateLimit	183
10.11.2.8 CStatePreWake	183
10.11.2.9 CstCfgCtrloMwaitRedirection	184
10.11.2.10Custom1ConfigTdpControl	184

CONTENTS xvii

10.11.2.11Custom1PowerLimit1
10.11.2.12Custom1PowerLimit1Time
10.11.2.13Custom1PowerLimit2
10.11.2.14Custom1TurboActivationRatio
10.11.2.15Custom2ConfigTdpControl
10.11.2.16Custom2PowerLimit1
10.11.2.17Custom2PowerLimit1Time
10.11.2.18Custom2PowerLimit2
10.11.2.19Custom2TurboActivationRatio
10.11.2.2©ustom3ConfigTdpControl
10.11.2.21Custom3PowerLimit1
10.11.2.22Custom3PowerLimit1Time
10.11.2.23Custom3PowerLimit2
10.11.2.24Custom3TurboActivationRatio
10.11.2.25Cx
10.11.2.26DebugInterfaceLockEnable
10.11.2.27DisableProcHotOut
10.11.2.28DisableVrThermalAlert
10.11.2.29Eist
10.11.2.30EnableEpbPeciOverride
10.11.2.31EnableFastMsrHwpReq
10.11.2.32EnableHwpAutoEppGrouping
10.11.2.33EnableHwpAutoPerCorePstate
10.11.2.34EnableItbm
10.11.2.35EnablePerCorePState
10.11.2.3&EndOfPostMessage
10.11.2.37EnergyEfficientPState
10.11.2.3&EnergyEfficientTurbo
10.11.2.39HdcControl
10.11.2.40Hwp
10.11.2.41HwpInterruptControl
10.11.2.42MachineCheckEnable
10.11.2.43MaxRingRatioLimit
10.11.2.44MctpBroadcastCycle
10.11.2.45MinRingRatioLimit
10.11.2.46MlcStreamerPrefetcher
10.11.2.47MonitorMwaitEnable
10.11.2.48NumberOfEntries
10.11.2.49OneCoreRatioLimit
10.11.2.50PchHdaResetWaitTimer

xviii CONTENTS

10.11.2.51PchLockDownBiosInterface
10.11.2.52PchLockDownGlobalSmi
10.11.2.53PchPmDisableEnergyReport
10.11.2.54PchSbAccessUnlock
10.11.2.55PchUnlockGpioPads
10.11.2.56PchXhciOcLock
10.11.2.57PcieEnablePort8xhDecode
10.11.2.58PcieRpDptp
10.11.2.59PcieRpSlotPowerLimitScale
10.11.2.60PcieRpSlotPowerLimitValue
10.11.2.61PcieRpUptp
10.11.2.62PkgCStateDemotion
10.11.2.63PkgCStateLimit
10.11.2.64PkgCStateUnDemotion
10.11.2.65PmcLpmS0ixSubStateEnableMask
10.11.2.66PmgCstCfgCtrlLock
10.11.2.67PowerLimit1
10.11.2.68PowerLimit1Time
10.11.2.69PowerLimit2
10.11.2.70PowerLimit2Power
10.11.2.71PowerLimit3
10.11.2.72PowerLimit4
10.11.2.73ProcessorTraceEnable
10.11.2.74ProcessorTraceMemBase
10.11.2.75ProcessorTraceMemLength
10.11.2.76ProcessorTraceOutputScheme
10.11.2.77ProcHotResponse
10.11.2.78PsysPmax
10.11.2.79PsysPowerLimit1
10.11.2.80PsysPowerLimit1Power
10.11.2.81PsysPowerLimit2
10.11.2.82PsysPowerLimit2Power
10.11.2.83RaceToHalt
10.11.2.84SaPcieRpGen3Dptp
10.11.2.85SaPcieRpGen3Uptp
10.11.2.8\&aPcieRpGen4Dptp
10.11.2.87SaPcieRpGen4Uptp
10.11.2.8&ataTestMode
10.11.2.89SkipPostBootSai
10.11.2.90StateRatio

CONTENTS xix

10.11.2.91StateRatioMax16	199
10.11.2.92TccActivationOffset	200
10.11.2.93TccOffsetClamp	200
10.11.2.94TccOffsetLock	200
10.11.2.95TccOffsetTimeWindowForRatl	200
10.11.2.96ThreeStrikeCounterDisable	200
10.11.2.97TimedMwait	201
10.11.2.98TStates	201
10.12FSP_T_CONFIG Struct Reference	201
10.12.1 Detailed Description	202
10.12.2 Member Data Documentation	202
10.12.2.1 PcdSerialloUartAutoFlow	202
10.12.2.2 PcdSerialloUartCtsPinMux	202
10.12.2.3 PcdSerialloUartDataBits	202
10.12.2.4 PcdSerialloUartDebugEnable	203
10.12.2.5 PcdSerialloUartNumber	203
10.12.2.6 PcdSerialloUartParity	203
10.12.2.7 PcdSerialloUartRtsPinMux	203
10.12.2.8 PcdSerialloUartStopBits	203
10.13FSP_T_TEST_CONFIG Struct Reference	204
10.13.1 Detailed Description	204
10.14FSPM_UPD Struct Reference	204
10.14.1 Detailed Description	205
10.15FSPS_UPD Struct Reference	205
10.15.1 Detailed Description	206
10.16FSPT_CORE_UPD Struct Reference	206
10.16.1 Detailed Description	206
10.17FSPT_UPD Struct Reference	206
10.17.1 Detailed Description	207
10.18GPIO_CONFIG Struct Reference	207
10.18.1 Detailed Description	208
10.18.2 Member Data Documentation	208
10.18.2.1 Direction	208
10.18.2.2 ElectricalConfig	209
10.18.2.3 HostSoftPadOwn	209
10.18.2.4 InterruptConfig	209
10.18.2.5 LockConfig	209
10.18.2.6 OutputState	209
10.18.2.7 PadMode	210
10.18.2.8 PowerConfig	210

CONTENTS

	10.19HOB_USAGE_DATA_HOB Struct Reference	210
	10.19.1 Detailed Description	210
	10.20MEMORY_PLATFORM_DATA Struct Reference	210
	10.20.1 Detailed Description	210
	10.21SI_PCH_DEVICE_INTERRUPT_CONFIG Struct Reference	211
	10.21.1 Detailed Description	211
	10.22SMBIOS_CACHE_INFO Struct Reference	211
	10.22.1 Detailed Description	212
	10.23SMBIOS_PROCESSOR_INFO Struct Reference	212
	10.23.1 Detailed Description	213
	10.24SMBIOS_STRUCTURE Struct Reference	213
	10.24.1 Detailed Description	213
11	File Documentation	215
''	11.1 FirmwareVersionInfoHob.h File Reference	
	11.1.1 Detailed Description	
	11.2 FspFixedPcds.h File Reference	
	11.2.1 Detailed Description	
	11.3 FspInfoHob.h File Reference	
	11.3.1 Detailed Description	
	11.4 FspmUpd.h File Reference	
	11.4.1 Detailed Description	
	11.5 FspsUpd.h File Reference	
	11.5.1 Detailed Description	
	11.5.2 Enumeration Type Documentation	
	11.5.2.1 SI_PCH_INT_PIN	
	11.6 FsptUpd.h File Reference	
	11.6.1 Detailed Description	
	11.7 FspUpd.h File Reference	
	11.7.1 Detailed Description	223
	11.8 GpioConfig.h File Reference	223
	11.8.1 Detailed Description	225
	11.8.2 Enumeration Type Documentation	225
	11.8.2.1 GPIO_DIRECTION	225
	11.8.2.2 GPIO_ELECTRICAL_CONFIG	225
	11.8.2.3 GPIO_HARDWARE_DEFAULT	226
	11.8.2.4 GPIO_HOSTSW_OWN	226
	11.8.2.5 GPIO_INT_CONFIG	227
	11.8.2.6 GPIO_LOCK_CONFIG	227
	11.8.2.7 GPIO_OTHER_CONFIG	228

CONTENTS xxi

11.8.2.8 GPIO_OUTPUT_STATE	228
11.8.2.9 GPIO_PAD_MODE	228
11.8.2.10 GPIO_RESET_CONFIG	229
11.9 GpioSampleDef.h File Reference	230
11.9.1 Detailed Description	230
11.10HobUsageDataHob.h File Reference	231
11.10.1 Detailed Description	231
11.11 MemInfoHob.h File Reference	231
11.11.1 Detailed Description	232
11.11.2 Enumeration Type Documentation	233
11.11.2.1 MRC_BOOT_MODE	233
11.12SmbiosCacheInfoHob.h File Reference	233
11.12.1 Detailed Description	234
11.13SmbiosProcessorInfoHob.h File Reference	234
11.13.1 Detailed Description	234
Index	237
IIIucx	231

# **Chapter 1**

# INTRODUCTION

#### 1 Introduction

#### 1.1 Purpose

The purpose of this document is to describe the steps required to integrate the Intel® Firmware Support Package (FSP) into a boot loader solution. It supports ElkhartLake platforms with ElkhartLake processor and ElkhartLake Platform Controller Hub (PCH).

#### 1.2 Intended Audience

This document is targeted at all platform and system developers who need to consume FSP binaries in their boot loader solutions. This includes, but is not limited to: system BIOS developers, boot loader developers, system integrators, as well as end users.

#### 1.3 Related Documents

- Platform Initialization (PI) Specification v1.4 located at http://www.uefi.org/specifications
- Intel® Firmware Support Package: External Architecture Specification (EAS) v2.0 located at http↔
   ://www.intel.com/content/dam/www/public/us/en/documents/technical-specifications/fsppdf
- Boot Setting File Specification (BSF) v1.0 https://firmware.intel.com/sites/default/files/ $\leftarrow$  BSF\_1\_0.pdf
- Binary Configuration Tool for Intel® Firmware Support Package available at http://www.intel.← com/fsp

#### 1.4 Acronyms and Terminology

Acronym	Definition	
BCT	Binary Configuration Tool	
BSF	Boot Setting File	
BSP	Boot Strap Processor	
BWG	BIOS Writer's Guide	
CAR	Cache As Ram	
CRB	Customer Reference Board	
FIT	Firmware Interface Table	

2 INTRODUCTION

Acronym	Definition	
FSP	Firmware Support Package	
FSP API	Firmware Support Package Interface	
FW	Firmware	
PCH	Platform Controller Hub	
PMC	Power Management Controller	
SBSP	System BSP	
SMI	System Management Interrupt	
SMM	System Management Mode	
SPI	Serial Peripheral Interface	
TSEG	Memory Reserved at the Top of Memory to be used as SMRAM	
UPD	Updatable Product Data	
IED	Intel Enhanced Debug	
GTT	Graphics Translation Table	
BDSM	Base Data Of Stolen Memory	
PMRR	Protected Memory Range Reporting	
IOT	Internal Observation Trace	
MOT	Memory Observation Trace	
DPR	DMA Protected Range	
REMAP	Remapped Memory Area	
TOLUD	Top of Low Usable Memory	
TOUUD	Top of Upper Usable Memory	

## **Chapter 2**

### **FSP OVERVIEW**

#### **FSP Overview**

#### 2.1 Technical Overview

The Intel® Firmware Support Package (FSP) provides chipset and processor initialization in a format that can easily be incorporated into many existing boot loaders.

The FSP will perform the necessary initialization steps as documented in the BWG including initialization of the CPU, memory controller, chipset and certain bus interfaces, if necessary.

FSP is not a stand-alone boot loader; therefore it needs to be integrated into a host boot loader to carry out other boot loader functions, such as: initializing non-Intel components, conducting bus enumeration, and discovering devices in the system and all industry standard initialization.

The FSP binary can be integrated easily into many different boot loaders, such as Coreboot, EDKII etc. and also into the embedded OS directly.

Below are some required steps for the integration:

- **Customizing** The static FSP configuration parameters are part of the FSP binary and can be customized by external tools that will be provided by Intel.
- **Rebasing** The FSP is not Position Independent Code (PIC) and the whole FSP has to be rebased if it is placed at a location which is different from the preferred address during build process.
- **Placing** Once the FSP binary is ready for integration, the boot loader build process needs to be modified to place this FSP binary at the specific rebasing location identified above.
- Interfacing The boot loader needs to add code to setup the operating environment for the FSP, call the FSP with correct parameters and parse the FSP output to retrieve the necessary information returned by the FSP.

#### 2.2 FSP Distribution Package

- · The FSP distribution package contains the following:
  - FSP Binary
  - FSP Integration Guide
  - BSF Configuration File
  - Data Structure Header File
- The FSP configuration utility called BCT is available as a separate package. It can be downloaded from link mentioned in Section 1.3.

4 FSP OVERVIEW

#### 2.2.1 Package Layout

- Docs (Auto generated)
  - ElkhartLake\_FSP\_Integration\_Guide.pdf
  - ElkhartLake\_FSP\_Integration\_Guide.chm

#### Include

- FsptUpd.h, FspmUpd.h and FspsUpd.h (FSP UPD structure and related definitions)
- GpioSampleDef.h (Sample enum definitions for Gpio table)
- ElkhartLakeFspBinPkg.dec (EDKII declaration file for package)
- Fsp.bsf (BSF file for configuring the data using BCT tool)
- Fsp.fd (FSP Binary)

### **Chapter 3**

## **FSP INTEGRATION**

#### 3 FSP Integration

#### 3.1 Assumptions Used in this Document

The FSP for the ElkhartLake platform is built with a preferred base address given by PcdFspAreaBaseAddress and so the reference code provided in the document assumes that the FSP is placed at this base address during the final boot loader build. Users may rebase the FSP binary at a different location with Intel's Binary Configuration Tool (BCT) before integrating to the boot loader.

For other assumptions and conventions, please refer section 8 in the FSP External Architecture Specification version 2.0.

#### 3.2 Boot Flow

Please refer Chapter 7 in the FSP External Architecture Specification version 2.0 for Boot flow chart.

#### 3.3 FSP INFO Header

The FSP has an Information Header that provides critical information that is required by the bootloader to successfully interface with the FSP. The structure of the FSP Information Header is documented in the FSP External Architecture Specification version 2.0 with a HeaderRevision of 3.

#### 3.4 FSP Image ID and Revision

FSP information header contains an Image ID field and an Image Revision field that provide the identification and revision information of the FSP binary. It is important to verify these fields while integrating the FSP as API parameters could change over different FSP IDs and revisions. All the FSP FV segments(FSP-T, FSP-M and FS-P-S) must have same FSP Image ID and revision number, using FV segments with different revision numbers in a single FSP image is not valid. The FSP API parameters documented in this integration guide are applicable for the Image ID and Revision specified as below.

The FSP ImageId string in the FSP information header is given by **PcdFspImageIdString** and the ImageRevision field is given by SiliconInitVersionMajor|Minor|FspVersionRevision|FspVersionBuild (Ex:0x07020110).

#### 3.5 FSP Global Data

FSP uses some amount of TempRam area to store FSP global data which contains some critical data like pointers to FSP information headers and UPD configuration regions, FSP/Bootloader stack pointers required for stack switching

6 FSP INTEGRATION

etc. HPET Timer register(2) PcdGlobalDataPointerAddress is reserved to store address of this global data, and hence boot loader should not use this register for any other purpose. If TempRAM initialization is done by boot loader, then HPET has to be initialized to the base so that access to the register will work fine.

#### 3.6 FSP APIs

This release of the ElkhartLake FSP supports the all APIs required by the FSP External Architecture Specification version 2.0. The FSP information header contains the address offset for these APIs. Register usage is described in the FSP External Architecture Specification version 2.0. Any usage not described by the specification is described in the individual sections below.

The below sections will highlight any changes that are specific to this FSP release.

#### 3.6.1 TempRamInit API

Please refer Chapter 8.5 in the FSP External Architecture Specification version 2.0 for complete details including the prototype, parameters and return value details for this API.

TempRamInit does basic early initialization primarily setting up temporary RAM using cache. It returns ECX pointing to beginning of temporary memory and EDX pointing to end of temporary memory + 1. The total temporary ram currently available is given by PcdTemporaryRamSize starting from the base address of PcdTemporaryRamBase. Out of total temporary memory available, last PcdFspReservedBufferSize bytes of space reserved by FSP for Temp← RamInit if temporary RAM initialization is done by FSP and remaining space from **TemporaryRamBase**(ECX) to **TemporaryRamBase+TemporaryRamSize-FspReservedBufferSize** (EDX) is available for both bootloader and FSP binary.

TempRamInit\*\* also sets up the code caching of the region passed CodeCacheBase and CodeCacheLength, which are input parameters to TempRamInitApi. if 0 is passed in for CodeCacheBase, the base used will be 4 GB - 1 - length to be code cached instead of starting from CodeCacheBase.

Note

: when programming MTRR CodeCacheLength will be reduced, if SKU LLC size is smaller than the requested.

It is a requirement for Firmware to have Firmware Interface Table (FIT), which contains pointers to each microcode update. The microcode update is loaded for all logical processors before reset vector. If more than microcode update for the CPU is present, the microcode update with the latest revision is loaded.

FSPT\_UPD.MicrocodeRegionBase\*\* and FSPT\_UPD.MicrocodeRegionLength are input parameters to Temp← RamInit API. If these values are 0, FSP will not attempt to update microcode. If a region is passed, then if a newer microcode update revision is in the region, it will be loaded by the FSP.

MTRRs are programmed to the default values to have the following memory map:

Memory range	Cache Attribute
0xFEF00000 - 0x00080000	Write back
CodeCacheBase - CodeCacheLength	Write protect

#### 3.6.2 FspMemoryInit API

Please refer to Chapter 8.6 in the FSP external Architecture Specification version 2.0 for the prototype, parameters and return value details for this API.

The **FspmUpdPtr** is pointer to **FSPM\_UPD** structure which is described in header file **FspmUpd.h**.

Boot Loader must pass valid CAR region for FSP stack use through **FSPM\_UPD.FspmArchUpd.StackBase** and **FSPM\_UPD.FspmArchUpd.StackSize** UPDs.

The minimum FSP stack size required for this revision of FSP is 160KB, stack base is 0xFEF17F00 by default.

The base address of HECl device (Bus 0, Device 22, Function 0) is required to be initialized prior to perform Fsp← MemoryInit flow. The default address is programmed to 0xFED1A000.

Calculate memory map determining memory regions TSEG, IED, GTT, BDSM, ME stolen, Uncore PMRR, IOT, MOT, DPR, REMAP, TOLUD, TOUUD. Programming will be done at a different time.

#### 3.6.3 TempRamExit API

Please refer to Chapter 8.7 in the FSP external Architecture Specification version 2.0 for the prototype, parameters and return value details for this API.

If Boot Loader initializes the Temporary RAM (CAR) and skip calling **TempRamInit API**, it is expected that boot-loader must skip calling this API and bootloader will tear down the temporary memory area setup in the cache and bring the cache to normal mode of operation.

This revision of FSP doesn't have any fields/structure to pass as parameter for this API. Pass Null for *TempRam*← *ExitParamPtr*.

At the end of *TempRamExit* the original code and data caching are disabled. FSP will reconfigure all MTRRs as described in the table below for performance optimization.

Memory range	Cache Attribute
0x00000000 - 0x0009FFFF	Write back
0x000C0000 - Top of Low Memory	Write back
0xFF000000 - 0xFFFFFFF (Flash region)	Write protect
0x1000000000 - Top of High Memory	Write back

If the boot loader wish to reconfigure the MTRRs differently, it can be overridden immediately after this API call.

#### 3.6.4 FspSiliconInit API

Please refer to Chapter 8.8 in the FSP external Architecture Specification version 2.0 for the prototype, parameters and return value details for this API.

The FspsUpdPtr is pointer to FSPS UPD structure which is described in header file FspsUpd.h.

It is expected that boot loader will program MTRRs for SBSP as needed after **TempRamExit** but before entering **FspSiliconInit**. If MTRRs are not programmed properly, the boot performance might be impacted.

The region of 0x5\_8000 - 0x5\_8FFF is used by FspSilicionInit for starting APs. If this data is important to bootloader, then bootloader needs to preserve it before calling FspSilicionInit.

It is a requirement for bootloader to have Firmware Interface Table (FIT), which contains pointers to each microcode. The microcode is loaded for all cores before reset vector. If more than one microcode update for the CPU is present, the latest revision is loaded.

MicrocodeRegionBase and MicrocodeRegionLength are both input parameters to TempRamInit and UPD for SiliconInit API. UPD has priority and will be searched for a later revision than TempRamInit. If MicrocodeRegion← Base and MicrocodeRegionLength values are 0, FSP will not attempt to update the microcode. If a microcode region is passed, and if a later revision of microcode is present in this region, FSP will load it.


FSP initializes PCH audio including selecting HD Audio verb table and initializes Codec.

PCH required initialization is done for the following HECI, USB, HSIO, Integrated Sensor Hub, Camera, PCI Express, Vt-d.

FSP initializes CPU features: XD, VMX, AES, IED, HDC, x(2)Apic, Intel® Processor Trace, Three strike counter, Machine check, Cache pre-fetchers, Core PMRR, Power management.

Initializes HECI, DMI, Internal Graphics. Publish EFI\_PEI\_GRAPHICS\_INFO\_HOB during normal boot but this HOB will not be published during S3 resume as FSP will not launch the PEI Graphics PEIM during S3 resume.

Programs SA Bars: MchBar, DmiBar, EpBar, GdxcBar, EDRAM (if supported). Please refer to section 2. ←






Figure 3.1: System Memory Map

10 FSP INTEGRATION

# **Chapter 4**

## **FSP PORTING RECOMMENDATION**

#### **4 FSP Porting Recommendation**

Here listed some notes or recommendation when porting with FSP.

#### 4.1 Locking PAM register

FSP 2.0 introduced EndOfFirmware Notify phase callback which is a recommended place for locking PAM registers so FSP by default implemented this way. If it is still too early to lock PAM registers then the PAM locking code inside FSP can be disabled by UPD -> FSP\_S\_TEST\_CONFIG -> SkipPamLock or SA policy -> \_SI\_PREMEM\_PO \( \to \) LICY\_STRUCT -> SA\_MISC\_PEI\_CONFIG -> SkipPamLock, and platform or wrapper code should do the PAM locking right before booting OS (so do it outside FSP instead) by programming one PCI config space register as below.

This PAM locking step has to been applied in all boot paths including S3 resume. To lock PAM regsiter:

```
MmioOr32 (B0: D0: F0: Register 0x80, BIT0)
```

#### 4.2 Locking SMRAM register

Since SMRAM locking is recommended to be locked before any 3rd party OpROM execution and highly depending on platform code implementation, the FSP code by default will not lock it. The platform or FSP Wrapper code should lock SMRAM by below programming step before any 3rd partiy OpRom execution (and should be locked in S3 resume right before OS waking vector).

```
PciOr8 (B0: D0: F0: Register 0x88, BIT4); Note: it must be programmed by CF8/CFC Standard PCI access mechanism. (MMIO access will not work)
```

#### 4.3 Locking SMI register

Global SMI bit is recommended to be locked before any 3rd party OpROM execution and highly depending on platform code implementation after SMM configuration. FSP by default will not lock it. Boot loader is responsible for locking below regsiters after SMM configuration. Set AcpiBase + 0x30[0] to 1b to enable global SMI. Set PMC PCI offset A0h[4] = 1b to lock SMI.

#### 4.4 Verify below settings are correct for your platforms

PMC PciCfgSpace is not PCI compliant.FSP will hide the PMC controller to avoid external software or OS from corrupting the BAR addresses. FSP will program the PMC controller IO and MMIO BAR's with below addresses. Please use this address in the wrapper code instead of reading from PMC controller.

Register	Values
ABASE	0x1800
PWRMBASE	0xFE000000
PCIEXBAR_BASE_ADDRESS	0xE0000000

#### Note

:

- Boot Loader can use different value for PCIEXBAR\_BASE\_ADDRESS either by modifying the UPD (under FSP-T) or by overriding the PCIEXBAR (B0:D0:F0:R60h) before calling FspMemoryInit Api.
- Boot Loader should avoid using conflicting address when reprogramming PCIEXBAR\_BASE\_ADDRESS than the recommended one.

#### 4.5 FSP\_STATUS\_RESET\_REQUIRED

As per FSP External Architecture Specification version 2.0, Any reset required in the FSP flow will be reported as return status FSP\_STATUS\_RESET\_REQUIREDx by the API.It is the bootloader responsibility to reset the system according to the reset type requested.

Below table specifies the return status returned by FSP API and the requested reset type.

FSP_STATUS_RESET_REQUIRED Code	Reset Type requested
0x40000001	Cold Reset
0x40000002	Warm Reset
0x40000003	Global Reset - Puts the system to Global reset through Heci or
	Full Reset through PCH
0x40000004	Reserved
0x40000005	Reserved
0x40000006	Reserved
0x40000007	Reserved
0x40000008	Reserved

# **Chapter 5**

# **UPD PORTING GUIDE**

## 5 UPD porting guide

UPD porting guide:

UPD	Dependency	Description	Value
EnableSgx	ElkhartLake Platform	Temporary workaround	2
CstateLatencyControl1Irtl	Server platform	Server platform should has different setting	0x6B
PchPcieHsioRxSetCtleEnable	Board design	Different board requires different value	tune
PchPcieHsioRxSetCtle	Board design	Different board requires different value	tune
PchSataHsioRxGen3EqBoostMag← Enable	Board design	Different board requires different value	tune
PchSataHsioRxGen3EqBoostMag	Board design	Different board requires different value	tune
PchSataHsioTxGen1Downscale← AmpEnable	Board design	Different board requires different value	tune
PchSataHsioTxGen1DownscaleAmp	Board design	Different board requires different value	tune
PchSataHsioTxGen2Downscale ← AmpEnable	Board design	Different board requires different value	tune
PchSataHsioTxGen2DownscaleAmp	Board design	Different board requires different value	tune
PchNumRsvdSmbusAddresses	Board design	Different board requires different value	tune
RsvdSmbusAddressTablePtr	Board design	Different board requires different value	tune
BiosSize	Board design	Different board requires different value	tune

14 UPD PORTING GUIDE

# **Chapter 6**

# **FSP OUTPUT**

## **6 FSP Output**

The FSP builds a series of data structures called the Hand-Off-Blocks (HOBs) as it progresses through initializing the silicon.

Please refer to the Platform Initialization (PI) Specification - Volume 3: Shared Architectural Elements specification for PI Architectural HOBs. Please refer Chapter 9 in the FSP External Architecture Specification version 2.0 for details about FSP Architectural HOBs.

Below section describe the HOBs not covered in the above two specifications.

#### 6.1 SMRAM Resource Descriptor HOB

The FSP will report the system SMRAM T-SEG range through a generic resource HOB if T-SEG is enabled. The owner field of the HOB identifies the owner as T-SEG.

```
#define FSP_HOB_RESOURCE_OWNER_TSEG_GUID \
{ 0xd038747c, 0xd00c, 0x4980, { 0xb3, 0x19, 0x49, 0x01, 0x99, 0xa4, 0x7d, 0x55 } }
```

#### 6.2 SMBIOS INFO HOB

The FSP will report the SMBIOS through a HOB with below GUID. This information can be consumed by the bootloader to produce the SMBIOS tables. These structures are included as part of MemInfoHob.h , SmbiosCacheInfoHob.h, SmbiosProcessorInfoHob.h & FirmwareVersionInfoHob.h

```
#define SI_MEMORY_INFO_DATA_HOB_GUID \
{ 0x9b2071d4, 0xb054, 0x4e0c, { 0x8d, 0x09, 0x11, 0xcf, 0x8b, 0x9f, 0x03, 0x23 } };
typedef struct {
 MrcDimmStatus Status;
                                           ///< See MrcDimmStatus for the definition of this field.
         DimmId;
DimmCapacity;
 UINT8
 UINT32
                                           ///< DIMM size in MBytes.
 UINT16 MfgId;
UINT8 ModulePartNum[20];
                                           ///< Module part number for DDR3 is 18 bytes however for DRR4
      20 bytes as per JEDEC Spec, so reserving 20 bytes
 UINT8 RankInDimm;
UINT8 SpdDramDevid
                                           ///< The number of ranks in this DIMM.
               SpdDramDeviceType;
                                           ///< Save SPD DramDeviceType information needed for SMBIOS
      structure creation.
 IITNT8
                                          ///< Save SPD ModuleType information needed for SMBIOS
              SpdModuleType;
      structure creation.
              SpdModuleMemoryBusWidth; ///< Save SPD ModuleMemoryBusWidth information needed for
 UINT8
      SMBIOS structure creation.
               SpdSave[MAX_SPD_SAVE_DATA]; ///< Save SPD Manufacturing information needed for SMBIOS
      structure creation.
} DIMM_INFO;
typedef struct {
 UINT8 Status;
                                           ///< Indicates whether this channel should be used.
               ChannelId;
```

16 FSP OUTPUT

```
DimmCount;
                                             ///< Number of valid DIMMs that exist in the channel.
  MRC_CH_TIMING Timing[MAX_PROFILE];
                                             ///< The channel timing values.
  DIMM INFO
                Dimm[MAX_DIMM];
                                             ///< Save the DIMM output characteristics.
} CHANNEL INFO;
typedef struct {
  UINT8
                   Status;
                                             ///< Indicates whether this controller should be used.
  UINT16
                   DeviceId;
                                             ///< The PCI device id of this memory controller.
  STNTII
                   RevisionId;
                                             ///< The PCI revision id of this memory controller
  UTNT8
                   ChannelCount;
                                             ///< Number of valid channels that exist on the controller.
  CHANNEL INFO
                   Channel[MAX_CH];
                                             ///< The following are channel level definitions.
} CONTROLLER_INFO;
typedef struct {
  EFI_HOB_GUID_TYPE EfiHobGuidType;
  RTMTII
                    Revision;
  IIINT16
                   DataWidth:
  /// As defined in SMBIOS 3.0 spec
/// Section 7.18.2 and Table 75
                                             ///< DDR type: DDR3, DDR4, or LPDDR3
  UINT8
                    DdrType;
  UINT32
                                             ///< The system's common memory controller frequency in MT/s.
                    Frequency;
  /// As defined in SMBIOS 3.0 spec
/// Section 7.17.3 and Table 72
  UTNT8
                   ErrorCorrectionType;
  SiMrcVersion
                    Version;
  UINT32
                    FreqMax;
  BOOLEAN
                    EccSupport;
  UTNT8
                    MemoryProfile;
  UINT32
                    TotalPhysicalMemorySize;
  BOOLEAN
                    XmpProfileEnable:
  UTNT8
                    Ratio;
                    RefClk;
  UINT8
  UINT32
                    VddVoltage[MAX_PROFILE];
  CONTROLLER_INFO Controller[MAX_NODE];
} MEMORY_INFO_DATA_HOB;
#define SI_MEMORY_PLATFORM_DATA_HOB \
  \{ 0x6210d62f, 0x418d, 0x4999, \{ 0xa2, 0x45, 0x22, 0x10, 0x0a, 0x5d, 0xea, 0x44 \} \} 
typedef struct {
  UTNT8
                    Revision:
  UINT8
                    Reserved[31:
  UINT32
                    BootMode;
  UINT32
                    TseqSize;
  IIINT32
                    TsegBase;
  UINT32
                    PrmrrSize;
  UINT32
                    PrmrrBase;
  UINT32
                    GttBase:
  UINT32
                    MmioSize;
  UINT32
                    PciEBaseAddress;
} MEMORY_PLATFORM_DATA;
typedef struct {
  EFI HOB GUID TYPE
                      EfiHobGuidType;
  MEMORY_PLATFORM_DATA Data;
  IITNT8
} MEMORY_PLATFORM_DATA_HOB;
#define SMBIOS_CACHE_INFO_HOB_GUID \ { 0xd805b74e, 0x1460, 0x4755, {0xbb, 0x36, 0x1e, 0x8c, 0x8a, 0xd6, 0x78, 0xd7} }
/// SMBIOS Cache Info HOB Structure
///
typedef struct {
  UINT16
            ProcessorSocketNumber;
                                          ///< Based on Number of Cache Types L1/L2/L3
  UINT16
             NumberOfCacheLevels:
  UINT8
             SocketDesignationStrIndex;
                                          ///< String Index in the string Buffer. Example "L1-CACHE"
                                           ///< Format defined in SMBIOS Spec v3.0 Section7.8 Table36
  UINT16
             CacheConfiguration;
  UINT16
             MaxCacheSize;
                                           ///< Format defined in SMBIOS Spec v3.0 Section7.8.1
  UINT16
             InstalledSize;
                                           ///< Format defined in SMBIOS Spec v3.0 Section7.8.1
  UINT16
             SupportedSramType;
                                          ///< Format defined in SMBIOS Spec v3.0 Section7.8.2
                                          ///< Format defined in SMBIOS Spec v3.0 Section7.8.2
  UINT16
             CurrentSramType;
                                          ///< Cache Speed in nanoseconds. O if speed is unknown.
  UINT8
             CacheSpeed;
             ErrorCorrectionType;
///< ENUM Format defined in SMBIOS Spec v3.0 Section 7.8.3
  UINT8
#define SMBIOS_PROCESSOR_INFO_HOB_GUID '
  { 0xe6d73d92, 0xff56, 0x4146, {0xaf, 0xac, 0x1c, 0x18, 0x81, 0x7d, 0x68, 0x71} }
/// SMBIOS Processor Info HOB Structure
```

```
///
typedef struct {
  IIINT16
             TotalNumberOfSockets;
 UINT16
             CurrentSocketNumber;
 UTNT8
             ProcessorType;
                                             ///< ENUM defined in SMBIOS Spec v3.0 Section 7.5.1
  ///This info is used for both ProcessorFamily and ProcessorFamily2 fields
  ///See ENUM defined in SMBIOS Spec v3.0 Section 7.5.2
  UINT16
             ProcessorFamily;
  HITNT8
             ProcessorManufacturerStrIndex; ///< Index of the String in the String Buffer
  UINT64
             ProcessorId;
                                              ///< ENUM defined in SMBIOS Spec v3.0 Section 7.5.3
             ProcessorVersionStrIndex:
                                              ///< Index of the String in the String Buffer
  UINT8
 UINT8
                                              ///< Format defined in SMBIOS Spec v3.0 Section 7.5.4
             Voltage:
  UINT16
             ExternalClockInMHz;
                                              ///< External Clock Frequency. Set to 0 if unknown.
  UINT16
                                              ///< Snapshot of current processor speed during boot
             CurrentSpeedInMHz;
  UINT8
             Status;
                                              ///< Format defined in the SMBIOS Spec v3.0 Table 21
  UTNT8
             ProcessorUpgrade;
                                              ///< ENUM defined in SMBIOS Spec v3.0 Section 7.5.5 \,
  ///This info is used for both CoreCount & CoreCount2 fields
  /// See detailed description in SMBIOS Spec v3.0 Section 7.5.6
            CoreCount;
  ///This info is used for both CoreEnabled & CoreEnabled2 fields
  ///See detailed description in SMBIOS Spec v3.0 Section 7.5.7
  IIINT16
            EnabledCoreCount;
  ///This info is used for both ThreadCount & ThreadCount2 fields
  /// See detailed description in SMBIOS Spec v3.0 Section 7.5.8
  UINT16
             ThreadCount;
  UINT16
             ProcessorCharacteristics;
                                              ///< Format defined in SMBIOS Spec v3.0 Section 7.5.9
  /// String Buffer - each string terminated by NULL "0x00"
  /// String buffer terminated by double NULL "0x0000"
} SMBIOS_PROCESSOR_INFO;
#define SMBIOS_FIRMWARE_VERSION_INFO_HOB_GUID \
{ 0x947c974a, 0xc5aa, 0x48a2, {0xa4, 0x77, 0x1a, 0x4c, 0x9f, 0x52, 0xe7, 0x82} } }
/// Firmware Version Structure
typedef struct {
                                  MajorVersion;
 UINT8
                                  MinorVersion:
 UINT8
                                  Revision;
 IIINT16
                                  BuildNumber:
} FIRMWARE_VERSION;
/// Firmware Version Information Structure
typedef struct {
                                                              ///< Offset 0 Index of Component Name
///< Offset 1 Index of Version String
 UINT8
                                  ComponentNameIndex;
                                                              ///< Offset 0
                                  VersionStringIndex;
 UINT8
 FIRMWARE_VERSION
                                                               ///< Offset 2-6 Firmware
                                  Version:
       version
} FIRMWARE_VERSION_INFO;
/// Firmware Version Information HOB Structure
typedef struct {
  EFI_HOB_GUID_TYPE
                                  Header:
                                                               ///< Offset 0-23 The header of FVI HOB
 UINT8
                                                               ///< Offset 24
                                                                               Number of FVI elements
                                  Count;
      included.
/// FIRMWARE_VERSION_INFO structures followed by the null terminated string buffer
} FIRMWARE_VERSION_INFO_HOB;
```

#### 6.3 CHIPSETINIT INFO HOB

The FSP will report the ChipsetInit CRC through a HOB with below GUID. This information can be consumed by the bootloader to check if ChipsetInit CRC is matched between BIOS and ME. These structures are included as part of FspsUpd.h

18 FSP OUTPUT

```
} CHIPSET_INIT_INFO;
```

#### 6.4 HOB USAGE INFO HOB

The FSP will report the Hob memory usage through a HOB with below GUID. This information can be consumed by the bootloader to check how many the temporary ram left.

# **Chapter 7**

# **FSP POSTCODE**


### 7 FSP PostCode

The FSP outputs 16 bit postcode to indicate which API and in which module the execution is happening.

Bit Range	Description
Bit15 - Bit12 (X)	used to indicate the phase/api under which the code is executing
Bit11 - Bit8 (Y)	used to indicate the module
Bit7 (ZZ bit 7)	reserved for error
Bit6 - Bit0 (ZZ)	individual codes

#### 7.1 PostCode Info

Below diagram represents the 16 bit PostCode usage in FSP.



20 FSP POSTCODE

PostCode	Module	Description
0x0000	FSP	TempRamInit API Entry (The change in upper byte is due to not enabling of the Port81
		early in the boot)
0x007F	FSP	TempRamInit API Exit

## 7.1.2 FspMemoryInit API Status Codes (0xDxxx)

PostCode	Module	Description
0xD800	FSP	FspMemoryInit API Entry
0xD87F	FSP	FSpMemoryInit API Exit
0xDA00	SA	Pre-Mem Salnit Entry
0xDA02	SA	OverrideDev0Did Start
0xDA04	SA	OverrideDev2Did Start
0xDA06	SA	Programming SA Bars
0xDA08	SA	Install SA HOBs
0xDA0A	SA	Reporting SA PCIe code version
0xDA0C	SA	SaSvInit Start
0xDA10	SA	Initializing DMI
0xDA15	SA	Initialize TCSS PreMem
0xDA1F	SA	Initializing DMI/OPI Max PayLoad Size
0xDA20	SA	Initializing SwitchableGraphics
0xDA30	SA	Initializing SA PCIe
0xDA3F	SA	Programming PEG credit values Start
0xDA40	SA	Initializing DMI Tc/Vc mapping
0xDA42	SA	CheckOffboardPcieVga
0xDA44	SA	CheckAndInitializePegVga
0xDA50	SA	Initializing Graphics
0xDA52	SA	Initializing System Agent Overclocking
0xDA7F	SA	Pre-Mem Salnit Exit
0xDB00	PCH	Pre-Mem PchInit Entry
0xDB02	PCH	Pre-Mem Disable PCH fused controllers
0xDB15	PCH	Pre-Mem SMBUS configuration
0xDB48	PCH	Pre-Mem PchOnPolicyInstalled Entry
0xDB49	PCH	Pre-Mem Program HSIO
0xDB4A	PCH	Pre-Mem DCI configuration
0xDB4C	PCH	Pre-Mem Host DCI enabled
0xDB4D	PCH	Pre-Mem Trace Hub - Early configuration
0xDB4E	PCH	Pre-Mem Trace Hub - Device disabled
0xDB4F	PCH	Pre-Mem TraceHub - Programming MSR
0xDB50	PCH	Pre-Mem Trace Hub - Power gating configuration
0xDB51	PCH	Pre-Mem Trace Hub - Power gating Trace Hub device and locking HSWPGCR1 register
0xDB52	PCH	Pre-Mem Initialize HPET timer
0xDB55	PCH	Pre-Mem PchOnPolicyInstalled Exit
0xDB7F	PCH	Pre-Mem PchInit Exit
0xDC00	CPU	CPU Pre-Mem Entry
0xDC0F	CPU	CpuAddPreMemConfigBlocks Done
0xDC20	CPU	CpuOnPolicyInstalled Start
0xDC2F	CPU	XmmInit Start
0xDC3F	CPU	TxtInit Start
0xDC4F	CPU	Init CPU Straps

PostCode	Module	Description
0xDC5F	CPU	Init Overclocking
0xDC6F	CPU	CPU Pre-Mem Exit
0x**55	SA	MRC MEM INIT DONE
0x**D5	SA	MRC MEM INIT DONE WITH ERRORS
0xDD00	SA	MRC INITIALIZATION START
0xDD10	SA	MRC CMD PLOT 2D
0xDD1B	SA	MRC FAST BOOT PERMITTED
0xDD1C	SA	MRC RESTORE NON TRAINING
0xDD1D	SA	MRC PRINT INPUT PARAMS
0xDD1E	SA	MRC SET OVERRIDES PSPD
0xDD20	SA	MRC SPD PROCESSING
0xDD21	SA	MRC SET OVERRIDES
0xDD22	SA	MRC MC CAPABILITY
0xDD23	SA	MRC MC CONFIG
0xDD24	SA	MRC MC MEMORY MAP
0xDD25	SA	MRC_JEDEC_INIT_LPDDR3
0xDD26	SA	MRC_RESET_SEQUENCE
0xDD27	SA	MRC PRE TRAINING
0xDD28	SA	MRC EARLY COMMAND
0xDD29	SA	MRC SENSE AMP OFFSET
0xDD2A	SA	MRC READ MPR
0xDD2B	SA	MRC_RECEIVE_ENABLE
0xDD2C	SA	MRC JEDEC WRITE LEVELING
0xDD2D	SA	MRC LPDDR LATENCY SET B
0xDD2E	SA	MRC WRITE TIMING 1D
0xDD2F	SA	MRC_READ_TIMING_1D
0xDD30	SA	MRC DIMM ODT
0xDD31	SA	MRC_EARLY_WRITE_TIMING_2D
0xDD32	SA	MRC_WRITE_DS
0xDD33	SA	MRC_WRITE_EQ
0xDD34	SA	MRC_EARLY_READ_TIMING_2D
0xDD35	SA	MRC_READ_ODT
0xDD36	SA	MRC_READ_EQ
0xDD37	SA	MRC_READ_AMP_POWER
0xDD38	SA	MRC_WRITE_TIMING_2D
0xDD39	SA	MRC_READ_TIMING_2D
0xDD3A	SA	MRC_CMD_VREF
0xDD3B	SA	MRC_WRITE_VREF_2D
0xDD3C	SA	MRC_READ_VREF_2D
0xDD3D	SA	MRC_POST_TRAINING
0xDD3E	SA	MRC_LATE_COMMAND
0xDD3F	SA	MRC_ROUND_TRIP_LAT
0xDD40	SA	MRC_TURN_AROUND
0xDD41	SA	MRC_CMP_OPT
0xDD42	SA	MRC_SAVE_MC_VALUES
0xDD43	SA	MRC_RESTORE_TRAINING
0xDD44	SA	MRC_RMT_TOOL
0xDD45	SA	MRC_WRITE_SR
0xDD46	SA	MRC_DIMM_RON
0xDD47	SA	MRC_RCVEN_TIMING_1D
0xDD48	SA	MRC_MR_FILL

22 FSP POSTCODE

0xDD49 SA M	Description
	MRC PWR MTR
UADD+A   OA    V	MRC DDR4 MAPPING
	MRC WRITE VOLTAGE 1D
	MRC EARLY RDMPR TIMING 2D
	MRC FORCE OLTM
	MRC MC ACTIVATE
	MRC_RH_PREVENTION
	MRC GET MRC DATA
	Reserved
	MRC RETRAIN CHECK
	MRC SA GV SWITCH
	MRC ALIAS CHECK
	MRC ECC CLEAN START
	MRC DONE
	MRC CPGC MEMORY TEST
	MRC TXT ALIAS CHECK
	MRC ENG PERF GAIN
	MRC MEMORY TEST
	MRC FILL RMT STRUCTURE
	MRC SELF REFRESH EXIT
	MRC NORMAL MODE
	MRC SSA PRE STOP POINT
	MRC SSA STOP POINT, MRC INITIALIZATION END
	MRC CMD PLOT 2D ERROR
	MRC FAST BOOT PERMITTED ERROR
	MRC RESTORE NON TRAINING ERROR
	MRC PRINT INPUT PARAMS ERROR
	MRC SET OVERRIDES PSPD ERROR
	MRC SPD PROCESSING ERROR
	MRC SET OVERRIDES ERROR
	MRC MC CAPABILITY ERROR
0xDDA3 SA M	MRC MC CONFIG ERROR
0xDDA4 SA M	MRC_MC_MEMORY_MAP_ERROR
	MRC_JEDEC_INIT_LPDDR3_ERROR
0xDDA6 SA M	MRC_RESET_ERROR
0xDDA7 SA M	MRC_PRE_TRAINING_ERROR
0xDDA8 SA M	MRC_EARLY_COMMAND_ERROR
0xDDA9 SA M	MRC_SENSE_AMP_OFFSET_ERROR
0xDDAA SA M	MRC_READ_MPR_ERROR
0xDDAB SA M	MRC_RECEIVE_ENABLE_ERROR
0xDDAC SA M	MRC_JEDEC_WRITE_LEVELING_ERROR
0xDDAD SA M	MRC_LPDDR_LATENCY_SET_B_ERROR
0xDDAE SA M	MRC_WRITE_TIMING_1D_ERROR
0xDDAF SA M	MRC_READ_TIMING_1D_ERROR
0xDDB0 SA M	MRC_DIMM_ODT_ERROR
0xDDB1 SA M	MRC_EARLY_WRITE_TIMING_ERROR
0xDDB2 SA M	MRC_WRITE_DS_ERROR
0xDDB3 SA M	MRC_WRITE_EQ_ERROR
0xDDB4 SA M	MRC_EARLY_READ_TIMING_ERROR
0xDDB5 SA M	MRC_READ_ODT_ERROR
0xDDB6 SA M	MRC_READ_EQ_ERROR

PostCode	Module	Description
0xDDB7	SA	MRC READ AMP POWER ERROR
0xDDB8	SA	MRC_WRITE_TIMING_2D_ERROR
0xDDB9	SA	MRC_READ_TIMING_2D_ERROR
0xDDBA	SA	MRC_CMD_VREF_ERROR
0xDDBB	SA	MRC_WRITE_VREF_2D_ERROR
0xDDBC	SA	MRC_READ_VREF_2D_ERROR
0xDDBD	SA	MRC_POST_TRAINING_ERROR
0xDDBE	SA	MRC_LATE_COMMAND_ERROR
0xDDBF	SA	MRC_ROUND_TRIP_LAT_ERROR
0xDDC0	SA	MRC_TURN_AROUND_ERROR
0xDDC1	SA	MRC_CMP_OPT_ERROR
0xDDC2	SA	MRC_SAVE_MC_VALUES_ERROR
0xDDC3	SA	MRC_RESTORE_TRAINING_ERROR
0xDDC4	SA	MRC_RMT_TOOL_ERROR
0xDDC5	SA	MRC_WRITE_SR_ERROR
0xDDC6	SA	MRC_DIMM_RON_ERROR
0xDDC7	SA	MRC_RCVEN_TIMING_1D_ERROR
0xDDC8	SA	MRC_MR_FILL_ERROR
0xDDC9	SA	MRC_PWR_MTR_ERROR
0xDDCA	SA	MRC_DDR4_MAPPING_ERROR
0xDDCB	SA	MRC_WRITE_VOLTAGE_1D_ERROR
0xDDCC	SA	MRC_EARLY_RDMPR_TIMING_2D_ERROR
0xDDCD	SA	MRC_FORCE_OLTM_ERROR
0xDDD0	SA	MRC_MC_ACTIVATE_ERROR
0xDDD1	SA	MRC_RH_PREVENTION_ERROR
0xDDD2	SA	MRC_GET_MRC_DATA_ERROR
0xDDD3	SA	Reserved
0xDDD8	SA	MRC_RETRAIN_CHECK_ERROR
0xDDDA	SA	MRC_SA_GV_SWITCH_ERROR
0xDDDB	SA	MRC_ALIAS_CHECK_ERROR
0xDDDC	SA	MRC_ECC_CLEAN_ERROR
0xDDDD	SA	MRC_DONE_WITH_ERROR
0xDDDF	SA	MRC_CPGC_MEMORY_TEST_ERROR
0xDDE0	SA	MRC_TXT_ALIAS_CHECK_ERROR
0xDDE1	SA	MRC_ENG_PERF_GAIN_ERROR
0xDDE8	SA	MRC_MEMORY_TEST_ERROR
0xDDE9	SA	MRC_FILL_RMT_STRUCTURE_ERROR
0xDDF0	SA	MRC_SELF_REFRESH_EXIT_ERROR
0xDDF1	SA	MRC_MRC_NORMAL_MODE_ERROR
0xDDFD	SA	MRC_SSA_PRE_STOP_POINT_ERROR
0xDDFE	SA	MRC_NO_MEMORY_DETECTED

## 7.1.3 TempRamExit API Status Codes (0xBxxx)

PostCode	Module	Description
0xB800	FSP	TempRamExit API Entry
0xB87F	FSP	TempRamExit API Exit

### 7.1.4 FspSiliconInit API Status Codes (0x9xxx)

24 FSP POSTCODE

PostCode	Module	Description
0x9800	FSP	FspSiliconInit API Entry
0x987F	FSP	FspSiliconInit API Exit
0x9A00	SA	PostMem Salnit Entry
0x9A01	SA	DeviceConfigure Start
0x9A02	SA	UpdateSaHobPostMem Start
0x9A03	SA	Initializing Pei Display
0x9A04	SA	PeiGraphicsNotifyCallback Entry
0x9A05	SA	CallPpiAndFillFrameBuffer
0x9A06	SA	GraphicsPpilnit
0x9A07	SA	Graphics Ppi Mode
0x9A07 0x9A08	SA	· ·
		FillFrameBufferAndShowLogo
0x9A0F	SA	PeiGraphicsNotifyCallback Exit
0x9A14	SA	Initializing SA IPU device
0x9A16	SA	Initializing SA GNA device
0x9A1A	SA	SaProgramLlcWays Start
0x9A20	SA	Initializing PciExpressInitPostMem
0x9A22	SA	Initializing ConfigureNorthIntelTraceHub
0x9A30	SA	Initializing Vtd
0x9A31	SA	Initializing TCSS
0x9A32	SA	Initializing Pavp
0x9A34	SA	PeilnstallSmmAccessPpi Start
0x9A36	SA	EdramWa Start
0x9A4F	SA	Post-Mem Salnit Exit
0x9A50	SA	SaSecurityLock Start
0x9A5F	SA	SaSecurityLock End
0x9A60	SA	SaSResetComplete Entry
0x9A61	SA	Set BIOS_RESET_CPL to indicate all configurations complete
0x9A62	SA	SaSvInit2 Start
0x9A63	SA	GraphicsPmInit Start
0x9A64	SA	SaPciPrint Start
0x9A6F	SA	SaSResetComplete Exit
0x9A70	SA	SaS3ResumeAtEndOfPei Callback Entry
0x9A7F	SA	SaS3ResumeAtEndOfPei Callback Exit
0x9B00	PCH	Post-Mem PchInit Entry
0x9B03	PCH	Post-Mem Tune the USB 2.0 high-speed signals quality
0x9B04	PCH	Post-Mem Tune the USB 3.0 signals quality
0x9B05	PCH	Post-Mem Configure PCH xHCI
0x9B06	PCH	Post-Mem Performs configuration of PCH xHCl SSIC
0x9B07	PCH	Post-Mem Configure PCH xHCl after init
0x9B08	PCH	Post-Mem Configures PCH USB device (xDCI)
0x9B0A	PCH	Post-Mem DMI/OP-DMI configuration
0x9B0B	PCH	Post-Mem Initialize P2SB controller
0x9B0B 0x9B0C	PCH	Post-Mem IOAPIC initialization
0x9B0D	PCH	Post-Mem PCH devices interrupt configuration
0x9B0E	PCH	Post-Mem HD Audio initizalization
0x9B0E 0x9B0F	PCH	Post-Mem HD Audio Codec enumeration
0x9B01	PCH	Post-Mem HD Audio Codec not detected
0x9B13	PCH	Post-Mem SCS initizalization
0x9B14	PCH	Post-Mem ISH initizalization
3	. 5	

PostCode	Module	Description
0x9B15	PCH	Post-Mem Configure SMBUS power management
0x9B16	PCH	Post-Mem Reserved
0x9B17	PCH	Post-Mem Performing global reset
0x9B18	PCH	Post-Mem Reserved
0x9B19	PCH	Post-Mem Reserved
0x9B40	PCH	Post-Mem OnEndOfPEI Entry
0x9B41	PCH	Post-Mem Initialize Thermal controller
0x9B42	PCH	Post-Mem Configure Memory Throttling
0x9B47	PCH	Post-Mem OnEndOfPEI Exit
0x9B4D	PCH	Post-Mem Trace Hub - Memory configuration
0x9B4E	PCH	Post-Mem Trace Hub - MSC0 configured
0x9B4F	PCH	Post-Mem Trace Hub - MSC1 configured
0x9B7F	PCH	Post-Mem PchInit Exit
0x9C00	CPU	CPU Post-Mem Entry
0x9C09	CPU	CpuAddConfigBlocks Done
0x9C0A	CPU	SetCpuStrapAndEarlyPowerOnConfig Start
0x9C13	CPU	SetCpuStrapAndEarlyPowerOnConfig Reset
0x9C14	CPU	SetCpuStrapAndEarlyPowerOnConfig Done
0x9C15	CPU	Cpulnit Start
0x9C16	CPU	SgxInitializationPrePatchLoad Start
0x9C17	CPU	CollectProcessorFeature Start
0x9C18	CPU	ProgramProcessorFeature Start
0x9C19	CPU	ProgramProcessorFeature Done
0x9C20	CPU	CpuInitPreResetCpl Start
0x9C21	CPU	ProcessorsPrefetcherInitialization Start
0x9C22	CPU	InitRatl Start
0x9C23	CPU	ConfigureSvidVrs Start
0x9C24	CPU	ConfigurePidSettings Start
0x9C25	CPU	SetBootFrequency Start
0x9C26	CPU	CpuOcInitPreMem Start
0x9C27	CPU	CpuOcInit Reset
0x9C28	CPU	BiosGuardInit Start
0x9C29	CPU	BiosGuardInit Reset
0x9C3F	CPU	CpuInitPreResetCpI Done
0x9C42	CPU	SgxActivation Start
0x9C43	CPU	InitializeCpuDataHob Start
0x9C44	CPU	InitializeCpuDataHob Done
0x9C4F	CPU	Cpulnit Done
0x9C50	CPU	S3InitializeCpu Start
0x9C55	CPU	MpRendezvousProcedure Start
0x9C56	CPU	MpRendezvousProcedure Done
0x9C69	CPU	S3InitializeCpu Done
0x9C6A	CPU	CpuPowerMgmtInit Start
0x9C71	CPU	InitPpm
0x9C7F	CPU	CPU Post-Mem Exit
0x9C80	CPU	ReloadMicrocodePatch Start
0x9C81	CPU	ReloadMicrocodePatch Done
0x9C82	CPU	ApSafePostMicrocodePatchInit Start
0x9C83	CPU	ApSafePostMicrocodePatchInit Done

26 FSP POSTCODE

## 7.1.5 NotifyPhase API Status Codes (0x6xxx)

PostCode	Module	Description
0x6800	FSP	NotifyPhase API Entry
0x687F	FSP	NotifyPhase API Exit

# **Chapter 8**

# **Class Index**

# 8.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

AUDIO_AZALIA_VERB_TABLE
Audio Azalia Verb Table structure
AZALIA_HEADER  Azalia Header structure
CHIPSET_INIT_INFO
The ChipsetInit Info structure provides the information of ME ChipsetInit CRC and BIOS
Chipsetlnit CRC
DIMM_INFO
Memory SMBIOS & OC Memory Data Hob
FIRMWARE VERSION
Firmware Version Structure
FIRMWARE VERSION INFO
Firmware Version Information Structure
FIRMWARE_VERSION_INFO_HOB
Firmware Version Information HOB Structure
FSP M CONFIG
Fsp M Configuration
FSP_M_TEST_CONFIG
Fsp M Test Configuration
FSP_S_CONFIG
Fsp S Configuration
FSP_S_TEST_CONFIG
Fsp S Test Configuration
FSP_T_CONFIG
Fsp T Configuration
FSP_T_TEST_CONFIG
Fsp T Test Configuration
FSPM_UPD
Fsp M UPD Configuration
FSPS_UPD
Fsp S UPD Configuration
FSPT_CORE_UPD
Fsp T Core UPD
FSPT_UPD
Fsp T UPD Configuration
GPIO_CONFIG  GPIO configuration structure used for pin programming
GPIO configuration structure used for pin programming

28 Class Index

HOB_USAGE_DATA_HOB	
Hob Usage Data Hob	210
MEMORY_PLATFORM_DATA	
Memory Platform Data Hob	210
SI_PCH_DEVICE_INTERRUPT_CONFIG	
The PCH_DEVICE_INTERRUPT_CONFIG block describes interrupt pin, IRQ and interrupt	
mode for PCH device	211
SMBIOS_CACHE_INFO	
SMBIOS Cache Info HOB Structure	211
SMBIOS_PROCESSOR_INFO	
SMBIOS Processor Info HOB Structure	212
SMBIOS_STRUCTURE	
The Smbios structure header	213

# **Chapter 9**

# File Index

## 9.1 File List

Here is a list of all documented files with brief descriptions:

Firmware Version Info Hob.h	
Header file for Firmware Version Information	215
FspFixedPcds.h	
This file lists all FixedAtBuild PCDs referenced in FSP integration guide	216
FspInfoHob.h	
Header file for FSP Information HOB	216
FspmUpd.h	
Copyright (c) 2018, Intel Corporation	217
FspsUpd.h	
Copyright (c) 2018, Intel Corporation	219
FsptUpd.h	
Copyright (c) 2018, Intel Corporation	221
FspUpd.h	
Copyright (c) 2018, Intel Corporation	222
GpioConfig.h	
Header file for GpioConfig structure used by GPIO library	223
GpioSampleDef.h	
Copyright (c) 2015 - 2017, Intel Corporation	230
HobUsageDataHob.h	
Definitions for Hob Usage data HOB	231
MemInfoHob.h	
This file contains definitions required for creation of Memory S3 Save data, Memory Info data	
and Memory Platform data hobs	231
SmbiosCacheInfoHob.h	
Header file for SMBIOS Cache Info HOB	233
SmbiosProcessorInfoHob.h	
Header file for SMBIOS Processor Info HOB	234

30 File Index

# **Chapter 10**


# **Class Documentation**

## 10.1 AUDIO\_AZALIA\_VERB\_TABLE Struct Reference

Audio Azalia Verb Table structure.

#include <FspsUpd.h>

Collaboration diagram for AUDIO\_AZALIA\_VERB\_TABLE:



#### **Public Attributes**

• AZALIA\_HEADER Header

AZALIA PCH header.

UINT32 \* Data

Pointer to the data buffer. Its length is specified in the header.

#### 10.1.1 Detailed Description

Audio Azalia Verb Table structure.

Definition at line 56 of file FspsUpd.h.

The documentation for this struct was generated from the following file:

• FspsUpd.h

### 10.2 AZALIA\_HEADER Struct Reference

#### Azalia Header structure.

#include <FspsUpd.h>

#### **Public Attributes**

UINT16 Vendorld

Codec Vendor ID.

UINT16 DeviceId

Codec Device ID.

UINT8 RevisionId

Revision ID of the codec. 0xFF matches any revision.

UINT8 SdiNum

SDI number, 0xFF matches any SDI.

UINT16 DataDwords

Number of data DWORDs pointed by the codec data buffer.

UINT32 Reserved

Reserved for future use. Must be set to 0.

#### 10.2.1 Detailed Description

Azalia Header structure.

Definition at line 44 of file FspsUpd.h.

The documentation for this struct was generated from the following file:

· FspsUpd.h

## 10.3 CHIPSET\_INIT\_INFO Struct Reference

The ChipsetInit Info structure provides the information of ME ChipsetInit CRC and BIOS ChipsetInit CRC.

```
#include <FspmUpd.h>
```

#### **Public Attributes**

UINT8 Revision

Chipset Init Info Revision.

• UINT8 Rsvd [3]

Reserved.

• UINT16 MeChipInitCrc

16 bit CRC value of MeChipInit Table

• UINT16 BiosChipInitCrc

16 bit CRC value of PchChipInit Table

#### 10.3.1 Detailed Description

The ChipsetInit Info structure provides the information of ME ChipsetInit CRC and BIOS ChipsetInit CRC.

Definition at line 46 of file FspmUpd.h.

The documentation for this struct was generated from the following file:

• FspmUpd.h

#### 10.4 DIMM INFO Struct Reference

Memory SMBIOS & OC Memory Data Hob.

#include <MemInfoHob.h>

#### **Public Attributes**

UINT8 Status

See MrcDimmStatus for the definition of this field.

UINT32 DimmCapacity

DIMM size in MBytes.

• UINT8 ModulePartNum [20]

Module part number for DDR3 is 18 bytes however for DRR4 20 bytes as per JEDEC Spec, so reserving 20 bytes.

UINT8 RankInDimm

The number of ranks in this DIMM.

UINT8 SpdDramDeviceType

Save SPD DramDeviceType information needed for SMBIOS structure creation.

• UINT8 SpdModuleType

Save SPD ModuleType information needed for SMBIOS structure creation.

• UINT8 SpdModuleMemoryBusWidth

Save SPD ModuleMemoryBusWidth information needed for SMBIOS structure creation.

• UINT8 SpdSave [MAX\_SPD\_SAVE]

Save SPD Manufacturing information needed for SMBIOS structure creation.

UINT16 Speed

The maximum capable speed of the device, in MHz.

#### 10.4.1 Detailed Description

Memory SMBIOS & OC Memory Data Hob.

Definition at line 191 of file MemInfoHob.h.

The documentation for this struct was generated from the following file:

· MemInfoHob.h

### 10.5 FIRMWARE\_VERSION Struct Reference

Firmware Version Structure.

#include <FirmwareVersionInfoHob.h>

#### 10.5.1 Detailed Description

Firmware Version Structure.

Definition at line 28 of file FirmwareVersionInfoHob.h.

The documentation for this struct was generated from the following file:


• FirmwareVersionInfoHob.h

## 10.6 FIRMWARE\_VERSION\_INFO Struct Reference

Firmware Version Information Structure.

#include <FirmwareVersionInfoHob.h>

Collaboration diagram for FIRMWARE\_VERSION\_INFO:



#### **Public Attributes**

• UINT8 ComponentNameIndex

Offset 0 Index of Component Name.

UINT8 VersionStringIndex

Offset 1 Index of Version String.

• FIRMWARE VERSION Version

Offset 2-6 Firmware version.

#### 10.6.1 Detailed Description

Firmware Version Information Structure.

Definition at line 38 of file FirmwareVersionInfoHob.h.

The documentation for this struct was generated from the following file:


• FirmwareVersionInfoHob.h

### 10.7 FIRMWARE\_VERSION\_INFO\_HOB Struct Reference

Firmware Version Information HOB Structure.

#include <FirmwareVersionInfoHob.h>

Collaboration diagram for FIRMWARE VERSION INFO HOB:



#### **Public Attributes**

- EFI\_HOB\_GUID\_TYPE Header
   Offset 0-23 The header of FVI HOB.
- SMBIOS STRUCTURE SmbiosData

Offset 24-27 The SMBIOS header of FVI HOB.

UINT8 Count

Offset 28 Number of FVI elements included.

#### 10.7.1 Detailed Description

Firmware Version Information HOB Structure.

Definition at line 58 of file FirmwareVersionInfoHob.h.

#### 10.7.2 Member Data Documentation

#### 10.7.2.1 Count

UINT8 FIRMWARE\_VERSION\_INFO\_HOB::Count

Offset 28 Number of FVI elements included.

Definition at line 61 of file FirmwareVersionInfoHob.h.

The documentation for this struct was generated from the following file:

· FirmwareVersionInfoHob.h

## 10.8 FSP\_M\_CONFIG Struct Reference

#### Fsp M Configuration.

#include <FspmUpd.h>

#### **Public Attributes**

UINT64 PlatformMemorySize

Offset 0x0040 - Platform Reserved Memory Size The minimum platform memory size required to pass control into DXE.

UINT16 MemorySpdDataLen

Offset 0x0048 - SPD Data Length Length of SPD Data 0x100:256 Bytes, 0x200:512 Bytes.

UINT8 UnusedUpdSpace0 [2]

Offset 0x004A.

UINT32 MemorySpdPtr00

Offset 0x004C - Memory SPD Pointer Channel 0 Dimm 0 Pointer to SPD data, will be used only when SpdAddress← Table SPD Address are marked as 00.

UINT32 MemorySpdPtr01

Offset 0x0050 - Memory SPD Pointer Channel 0 Dimm 1 Pointer to SPD data, will be used only when SpdAddress↔ Table SPD Address are marked as 00.

UINT32 MemorySpdPtr10

Offset 0x0054 - Memory SPD Pointer Channel 1 Dimm 0 Pointer to SPD data, will be used only when SpdAddress← Table SPD Address are marked as 00.

UINT32 MemorySpdPtr11

Offset 0x0058 - Memory SPD Pointer Channel 1 Dimm 1 Pointer to SPD data, will be used only when SpdAddress← Table SPD Address are marked as 00.

UINT8 DgByteMapCh0 [12]

Offset 0x005C - Dq Byte Map CH0 Dq byte mapping between CPU and DRAM, Channel 0: board-dependent.

UINT8 DqByteMapCh1 [12]

Offset 0x0068 - Dg Byte Map CH1 Dg byte mapping between CPU and DRAM, Channel 1: board-dependent.

UINT8 DqsMapCpu2DramCh0 [8]

Offset 0x0074 - Dqs Map CPU to DRAM CH 0 Set Dqs mapping relationship between CPU and DRAM, Channel 0: board-dependent.

UINT8 DqsMapCpu2DramCh1 [8]

Offset 0x007C - Dqs Map CPU to DRAM CH 1 Set Dqs mapping relationship between CPU and DRAM, Channel 1: board-dependent.

• UINT16 RcompResistor [3]

Offset 0x0084 - RcompResister settings Indicates RcompReister settings: Board-dependent.

UINT16 RcompTarget [5]

Offset 0x008A - RcompTarget settings RcompTarget settings: board-dependent.

UINT8 DqPinsInterleaved

Offset 0x0094 - Dqs Pins Interleaved Setting Indicates DqPinsInterleaved setting: board-dependent \$EN\_DIS.

• UINT8 CaVrefConfig

Offset 0x0095 - VREF\_CA CA Vref routing: board-dependent 0:VREF\_CA goes to both CH\_A and CH\_B, 1: VRE← F\_CA to CH\_A and VREF\_DQ\_A to CH\_B, 2:VREF\_CA to CH\_A and VREF\_DQ\_B to CH\_B.

UINT8 SmramMask

Offset 0x0096 - Smram Mask The SMM Regions AB-SEG and/or H-SEG reserved 0: Neither, 1:AB-SEG, 2:H-SEG, 3: Both.

UINT8 MrcFastBoot

Offset 0x0097 - MRC Fast Boot Enables/Disable the MRC fast path thru the MRC \$EN\_DIS.

UINT8 lbecc

Offset 0x0098 - Ibecc Enables/Disable Ibecc \$EN DIS.

UINT8 RmtPerTask

Offset 0x0099 - Rank Margin Tool per Task This option enables the user to execute Rank Margin Tool per major training step in the MRC.

UINT8 TrainTrace

Offset 0x009A - Training Trace This option enables the trained state tracing feature in MRC.

UINT8 UnusedUpdSpace1

Offset 0x009B.

UINT32 ledSize

Offset 0x009C - Intel Enhanced Debug Intel Enhanced Debug (IED): 0=Disabled, 0x400000=Enabled and 4MB S← MRAM occupied 0 : Disable, 0x400000 : Enable.

UINT32 TsegSize

Offset 0x00A0 - Tseg Size Size of SMRAM memory reserved.

UINT16 MmioSize

Offset 0x00A4 - MMIO Size Size of MMIO space reserved for devices.

UINT8 ProbelessTrace

Offset 0x00A6 - Probeless Trace Probeless Trace: 0=Disabled, 1=Enable.

UINT8 SmbusEnable

Offset 0x00A7 - Enable SMBus Enable/disable SMBus controller.

• UINT8 SpdAddressTable [4]

Offset 0x00A8 - Spd Address Tabl Specify SPD Address table for CH0D0/CH0D1/CH1D0&CH1D1.

UINT8 PlatformDebugConsent

Offset 0x00AC - Platform Debug Consent To 'opt-in' for debug, please select 'Enabled' with the desired debug probe type.

UINT8 DciEn

Offset 0x00AD - DCI Enable Determine if to enable DCI debug from host \$EN DIS.

UINT8 DciDbcMode

Offset 0x00AE - DCI DbC Mode Disabled: Clear both USB2/3DBCEN; USB2: set USB2DBCEN; USB3: set USB3 → DBCEN; Both: Set both USB2/3DBCEN; No Change: Comply with HW value 0:Disabled, 1:USB2 DbC, 2:USB3 DbC, 3:Both, 4:No Change.

UINT8 DciUsb3TypecUfpDbg

Offset 0x00AF - USB3 Type-C UFP2DFP Kernel/Platform Debug Support This BIOS option enables kernel and platform debug for USB3 interface over a UFP Type-C receptacle, select 'No Change' will do nothing to UFP2DFP setting.

UINT8 PchTraceHubMode

Offset 0x00B0 - PCH Trace Hub Mode Select 'Host Debugger' if Trace Hub is used with host debugger tool or 'Target Debugger' if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.

UINT8 PchTraceHubMemReg0Size

Offset 0x00B1 - PCH Trace Hub Memory Region 0 buffer Size Specify size of Pch trace memory region 0 buffer, the size can be 0, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB.

• UINT8 PchTraceHubMemReg1Size

Offset 0x00B2 - PCH Trace Hub Memory Region 1 buffer Size Specify size of Pch trace memory region 1 buffer, the size can be 0, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB.

UINT8 PchPreMemRsvd [7]

Offset 0x00B3 - PchPreMemRsvd Reserved for PCH Pre-Mem Reserved \$EN\_DIS.

• UINT8 IgdDvmt50PreAlloc

Offset 0x00BA - Internal Graphics Pre-allocated Memory Size of memory preallocated for internal graphics.

UINT8 InternalGfx

Offset 0x00BB - Internal Graphics Enable/disable internal graphics.

UINT8 ApertureSize

Offset 0x00BC - Aperture Size Select the Aperture Size.

UINT8 UserBd

Offset 0x00BD - Board Type MrcBoardType, Options are 0=Mobile/Mobile Halo, 1=Desktop/DT Halo, 5=ULT/ULX/← Mobile Halo, 7=UP Server 0:Mobile/Mobile Halo, 1:Desktop/DT Halo, 5:ULT/ULX/Mobile Halo, 7:UP Server.

UINT16 DdrFregLimit

Offset 0x00BE - DDR Frequency Limit Maximum Memory Frequency Selections in Mhz.

UINT8 SaGv

Offset 0x00C0 - SA GV System Agent dynamic frequency support and when enabled memory will be training at three different frequencies.

UINT8 DdrSpeedControl

Offset 0x00C1 - DDR Speed Control DDR Frequency and Gear control for all SAGV points.

UINT16 FreqSaGvLow

Offset 0x00C2 - Low Frequency SAGV Low Frequency Selections in Mhz.

UINT16 FreqSaGvMid

Offset 0x00C4 - Mid Frequency SAGV Mid Frequency Selections in Mhz.

UINT8 RMT

Offset 0x00C6 - Rank Margin Tool Enable/disable Rank Margin Tool.

UINT8 DisableDimmChannel0

Offset 0x00C7 - Channel A DIMM Control Channel A DIMM Control Support - Enable or Disable Dimms on Channel A.

• UINT8 DisableDimmChannel1

Offset 0x00C8 - Channel B DIMM Control Channel B DIMM Control Support - Enable or Disable Dimms on Channel B.

UINT8 ScramblerSupport

Offset 0x00C9 - Scrambler Support This option enables data scrambling in memory.

UINT8 UnusedUpdSpace2 [2]

Offset 0x00CA.

UINT32 MmaTestContentPtr

Offset 0x00CC - MMA Test Content Pointer Pointer to MMA Test Content in Memory.

UINT32 MmaTestContentSize

Offset 0x00D0 - MMA Test Content Size Size of MMA Test Content in Memory.

UINT32 MmaTestConfigPtr

Offset 0x00D4 - MMA Test Config Pointer Pointer to MMA Test Config in Memory.

UINT32 MmaTestConfigSize

Offset 0x00D8 - MMA Test Config Size Size of MMA Test Config in Memory.

UINT8 SpdProfileSelected

Offset 0x00DC - SPD Profile Selected Select DIMM timing profile.

UINT8 RefClk

Offset 0x00DD - Memory Reference Clock 100MHz, 133MHz.

UINT16 VddVoltage

Offset 0x00DE - Memory Voltage Memory Voltage Override (Vddq).

UINT8 Ratio

Offset 0x00E0 - Memory Ratio Automatic or the frequency will equal ratio times reference clock.

UINT8 OddRatioMode

Offset 0x00E1 - QCLK Odd Ratio Adds 133 or 100 MHz to QCLK frequency, depending on RefClk \$EN\_DIS.

UINT8 tCL

Offset 0x00E2 - tCL CAS Latency, 0: AUTO, max: 31.

UINT8 tCWL

Offset 0x00E3 - tCWL Min CAS Write Latency Delay Time, 0: AUTO, max: 34.

UINT16 tFAW

Offset 0x00E4 - tFAW Min Four Activate Window Delay Time, 0: AUTO, max: 63.

UINT16 tRAS

Offset 0x00E6 - tRAS RAS Active Time, 0: AUTO, max: 64.

UINT8 tRCDtRP

Offset 0x00E8 - tRCD/tRP RAS to CAS delay time and Row Precharge delay time, 0: AUTO, max: 63.

UINT8 SaGvLowGear2

Offset 0x00E9 - SA GV Low Gear Gear Selection for SAGV Low point 0:Gear1, 1:Gear2.

UINT16 tREFI

Offset 0x00EA - tREFI Refresh Interval, 0: AUTO, max: 65535.

UINT16 tRFC

Offset 0x00EC - tRFC Min Refresh Recovery Delay Time, 0: AUTO, max: 1023.

UINT8 tRRD

Offset 0x00EE - tRRD Min Row Active to Row Active Delay Time, 0: AUTO, max: 15.

UINT8 tRTP

Offset 0x00EF - tRTP Min Internal Read to Precharge Command Delay Time, 0: AUTO, max: 15.

UINT8 tWR

Offset 0x00F0 - tWR Min Write Recovery Time, 0: AUTO, legal values: 5, 6, 7, 8, 10, 12, 14, 16, 18, 20, 24, 30, 34, 40 0:Auto, 5:5, 6:6, 7:7, 8:8, 10:10, 12:12, 14:14, 16:16, 18:18, 20:20, 24:24, 30:30, 34:34, 40:40.

UINT8 tWTR

Offset 0x00F1 - tWTR Min Internal Write to Read Command Delay Time, 0: AUTO, max: 28.

UINT8 NModeSupport

Offset 0x00F2 - NMode System command rate, range 0-2, 0 means auto, 1 = 1N, 2 = 2N.

UINT8 DIIBwEn0

Offset 0x00F3 - DIIBwEn[0] DIIBwEn[0], for 1067 (0..7)

UINT8 DIIBwEn1

Offset 0x00F4 - DllBwEn[1] DllBwEn[1], for 1333 (0..7)

UINT8 DIIBwEn2

Offset 0x00F5 - DIIBwEn[2] DIIBwEn[2], for 1600 (0..7)

UINT8 DIIBwEn3

Offset 0x00F6 - DIIBwEn[3] DIIBwEn[3], for 1867 and up (0..7)

UINT8 IsvtloPort

Offset 0x00F7 - ISVT IO Port Address ISVT IO Port Address.

UINT8 PchHdaEnable

Offset 0x00F8 - Enable Intel HD Audio (Azalia) 0: Disable, 1: Enable (Default) Azalia controller \$EN\_DIS.

UINT8 PchlshEnable

Offset 0x00F9 - Enable PCH ISH Controller 0: Disable, 1: Enable (Default) ISH Controller \$EN\_DIS.

UINT8 PchOseEnable

Offset 0x00FA - Enable PCH OSE Controller 0: Disable, 1: Enable (Default) OSE Controller \$EN\_DIS.

UINT8 CpuTraceHubMode

Offset 0x00FB - CPU Trace Hub Mode Select 'Host Debugger' if Trace Hub is used with host debugger tool or 'Target Debugger' if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.

UINT8 CpuTraceHubMemReg0Size

Offset 0x00FC - CPU Trace Hub Memory Region 0 CPU Trace Hub Memory Region 0, The avaliable memory size is : 0MB, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB.

UINT8 CpuTraceHubMemReg1Size

Offset 0x00FD - CPU Trace Hub Memory Region 1 CPU Trace Hub Memory Region 1.

UINT8 SaGvMidGear2

Offset 0x00FE - SA GV Mid Gear Gear Selection for SAGV Mid point 0:Gear1, 1:Gear2.

UINT8 SaGvHighGear2

Offset 0x00FF - SA GV High Gear Gear Selection for SAGV High point, or when SAGV is disabled 0:Gear1, 1:Gear2.

• UINT8 HeciTimeouts

Offset 0x0100 - HECI Timeouts 0: Disable, 1: Enable (Default) timeout check for HECI \$EN\_DIS.

UINT8 UnusedUpdSpace3 [3]

Offset 0x0101.

UINT32 Heci1BarAddress

Offset 0x0104 - HECI1 BAR address BAR address of HECI1.

UINT32 Heci2BarAddress

Offset 0x0108 - HECI2 BAR address BAR address of HECI2.

• UINT32 Heci3BarAddress

Offset 0x010C - HECI3 BAR address BAR address of HECI3.

UINT32 Heci4BarAddress

Offset 0x0110 - HECI4 BAR address BAR address of HECI4.

UINT16 SgDelayAfterPwrEn

Offset 0x0114 - SG dGPU Power Delay SG dGPU delay interval after power enabling: 0=Minimal, 1000=Maximum, default is 300=300 microseconds.

UINT16 SgDelayAfterHoldReset

Offset 0x0116 - SG dGPU Reset Delay SG dGPU delay interval for Reset complete: 0=Minimal, 1000=Maximum, default is 100=100 microseconds.

· UINT16 MmioSizeAdjustment

Offset 0x0118 - MMIO size adjustment for AUTO mode Positive number means increasing MMIO size, Negative value means decreasing MMIO size: 0 (Default)=no change to AUTO mode MMIO size.

UINT8 DmiGen3ProgramStaticEq

Offset 0x011A - Enable/Disable DMI GEN3 Static EQ Phase1 programming Program DMI Gen3 EQ Phase1 Static Presets.

• UINT8 InitPcieAspmAfterOprom

Offset 0x011B - PCIe ASPM programming will happen in relation to the Oprom Select when PCIe ASPM programming will happen in relation to the Oprom.

UINT8 DmiGen3RootPortPreset [8]

Offset 0x011C - DMI Gen3 Root port preset values per lane Used for programming DMI Gen3 preset values per lane.

UINT8 DmiGen3EndPointPreset [8]

Offset 0x0124 - DMI Gen3 End port preset values per lane Used for programming DMI Gen3 preset values per lane.

UINT8 DmiGen3EndPointHint [8]

Offset 0x012C - DMI Gen3 End port Hint values per lane Used for programming DMI Gen3 Hint values per lane.

UINT8 DmiGen3RxCtlePeaking [4]

Offset 0x0134 - DMI Gen3 RxCTLEp per-Bundle control Range: 0-15, 0 is default for each bundle, must be specified based upon platform design.

• UINT8 DmiDeEmphasis

Offset 0x0138 - DeEmphasis control for DMI DeEmphasis control for DMI.

UINT8 PrimaryDisplay

Offset 0x0139 - Selection of the primary display device 0=iGFX, 1=PEG, 2=PCle Graphics on PCH, 3(Default)=AUTO, 4=Switchable Graphics 0:iGFX, 1:PEG, 2:PCle Graphics on PCH, 3:AUTO, 4:Switchable Graphics.

UINT8 PsmiRegionSize

Offset 0x013A - Selection of PSMI Region size 0=32MB, 1=288MB, 2=544MB, 3=800MB, 4=1024MB Default is 0 0:32MB, 1:288MB, 2:544MB, 3:800MB, 4:1024MB.

UINT8 UnusedUpdSpace4

Offset 0x013B.

UINT32 GmAdr

Offset 0x013C - Temporary MMIO address for GMADR The reference code will use this as Temporary MMIO address space to access GMADR Registers. Platform should provide conflict free Temporary MMIO Range: GmAdr to (GmAdr + ApertureSize).

UINT32 GttMmAdr

Offset 0x0140 - Temporary MMIO address for GTTMMADR The reference code will use this as Temporary MM $\hookrightarrow$  IO address space to access GTTMMADR Registers.Platform should provide conflict free Temporary MMIO Range: GttMmAdr to (GttMmAdr + 2MB MMIO + 6MB Reserved + GttSize).

UINT16 GttSize

Offset 0x0144 - Selection of iGFX GTT Memory size 1=2MB, 2=4MB, 3=8MB, Default is 3 1:2MB, 2:4MB, 3:8MB.

• UINT8 SaRtd3Pcie0Gpio [24]

Offset 0x0146 - Switchable Graphics GPIO information for PEG 0 Switchable Graphics GPIO information for PEG 0, for Reset, power and wake GPIOs.

UINT8 TxtImplemented

Offset 0x015E - Enable/Disable MRC TXT dependency When enabled MRC execution will wait for TXT initialization to be done first.

UINT8 SaOcSupport

Offset 0x015F - Enable/Disable SA OcSupport Enable: Enable SA OcSupport, Disable(Default): Disable SA Oc← Support \$EN\_DIS.

• UINT8 GtVoltageMode

Offset 0x0160 - GT slice Voltage Mode 0(Default): Adaptive, 1: Override 0: Adaptive, 1: Override.

• UINT8 GtMaxOcRatio

Offset 0x0161 - Maximum GTs turbo ratio override 0(Default)=Minimal/Auto, 60=Maximum.

UINT16 GtVoltageOffset

Offset 0x0162 - The voltage offset applied to GT slice 0(Default)=Minimal, 1000=Maximum.

UINT16 GtVoltageOverride

Offset 0x0164 - The GT slice voltage override which is applied to the entire range of GT frequencies 0(Default)=Minimal, 2000=Maximum.

UINT16 GtExtraTurboVoltage

Offset 0x0166 - adaptive voltage applied during turbo frequencies 0(Default)=Minimal, 2000=Maximum.

UINT16 SaVoltageOffset

Offset 0x0168 - voltage offset applied to the SA 0(Default)=Minimal, 1000=Maximum.

UINT8 RootPortIndex

Offset 0x016A - PCIe root port Function number for Switchable Graphics dGPU Root port Index number to indicate which PCIe root port has dGPU.

UINT8 RealtimeMemoryTiming

Offset 0x016B - Realtime Memory Timing 0(Default): Disabled, 1: Enabled.

UINT8 PcieMultipleSegmentEnabled

Offset 0x016C - This is policy to control iTBT PCIe Multiple Segment setting.

UINT8 SalpuEnable

Offset 0x016D - Enable/Disable SA IPU Enable(Default): Enable SA IPU, Disable: Disable SA IPU \$EN\_DIS.

· UINT8 SalpulmrConfiguration

Offset 0x016E - IPU IMR Configuration 0:IPU Camera, 1:IPU Gen Default is 0 0:IPU Camera, 1:IPU Gen.

• UINT8 ImguClkOutEn [5]

Offset 0x016F - IMGU CLKOUT Configuration The configuration of IMGU CLKOUT, 0: Disable; 1: Enable.

UINT8 SalpuFusaConfigEnable

Offset 0x0174 - IPU FUSA Configuration 0:FUSA Disable, 1:FUSA Enable Default is 0 0:FUSA Disable, 1:FUSA Enable.

UINT8 AcSplitLock

Offset 0x0175 - AC Split Lock Enables/Disable the AC Split Lock Bit \$EN\_DIS.

UINT8 UnusedUpdSpace5 [2]

Offset 0x0176.

UINT32 SaPcieRpEnableMask

Offset 0x0178 - Enable PCIE RP Mask Enable/disable PCIE Root Ports.

UINT8 SaPcieRpLinkDownGpios

Offset 0x017C - Assertion on Link Down GPIOs GPIO Assertion on Link Down.

UINT8 GtPsmiSupport

Offset 0x017D - Selection of PSMI Support On/Off 0(Default) = FALSE, 1 = TRUE.

UINT8 DismSize

Offset 0x017E - Selection of DiSM Region Size DiSM Size to be allocated for 2LM Sku Default is 0 0:0GB, 1:1GB, 2:2GB, 3:3GB, 4:4GB, 5:5GB, 6:6GB, 7:7GB.

UINT8 SaPreMemProductionRsvd [138]

Offset 0x017F - SaPreMemProductionRsvd Reserved for SA Pre-Mem Production \$EN\_DIS.

UINT8 BistOnReset

Offset 0x0209 - BIST on Reset Enable or Disable BIST on Reset; 0: Disable; 1: Enable.

UINT8 SkipStopPbet

Offset 0x020A - Skip Stop PBET Timer Enable/Disable Skip Stop PBET Timer; 0: Disable; 1: Enable \$EN\_DIS.

• UINT8 EnableC6Dram

Offset 0x020B - C6DRAM power gating feature This policy indicates whether or not BIOS should allocate PRMRR memory for C6DRAM power gating feature.

UINT8 OcSupport

Offset 0x020C - Over clocking support Over clocking support; 0: Disable; 1: Enable \$EN\_DIS.

UINT8 OcLock

Offset 0x020D - Over clocking Lock Over clocking Lock Enable/Disable; 0: Disable; 1: Enable.

UINT8 CoreMaxOcRatio

Offset 0x020E - Maximum Core Turbo Ratio Override Maximum core turbo ratio override allows to increase CPU core frequency beyond the fused max turbo ratio limit.

• UINT8 CoreVoltageMode

Offset 0x020F - Core voltage mode Core voltage mode; 0: Adaptive; 1: Override.

• UINT8 RingMaxOcRatio

Offset 0x0210 - Maximum clr turbo ratio override Maximum clr turbo ratio override allows to increase CPU clr frequency beyond the fused max turbo ratio limit.

UINT8 HyperThreading

Offset 0x0211 - Hyper Threading Enable/Disable Enable or Disable Hyper Threading; 0: Disable; **1: Enable** \$EN\_←

UINT8 CpuRatioOverride

Offset 0x0212 - Enable or Disable CPU Ratio Override Enable or Disable CPU Ratio Override; 0: Disable; 1: Enable.

UINT8 CpuRatio

Offset 0x0213 - CPU ratio value CPU ratio value.

UINT8 BootFrequency

Offset 0x0214 - Boot frequency Sets the boot frequency starting from reset vector.

UINT8 ActiveCoreCount

Offset 0x0215 - Number of active cores Number of active cores(Depends on Number of cores).

UINT8 FClkFrequency

Offset 0x0216 - Processor Early Power On Configuration FCLK setting 0: 800 MHz (ULT/ULX).

• UINT8 JtagC10PowerGateDisable

Offset 0x0217 - Set JTAG power in C10 and deeper power states False: JTAG is power gated in C10 state.

UINT8 VmxEnable

Offset 0x0218 - Enable or Disable VMX Enable or Disable VMX; 0: Disable; 1: Enable.

UINT8 Avx2RatioOffset

Offset 0x0219 - AVX2 Ratio Offset 0(Default)= No Offset.

UINT8 Avx3RatioOffset

Offset 0x021A - AVX3 Ratio Offset 0(Default)= No Offset.

UINT8 BclkAdaptiveVoltage

Offset 0x021B - BCLK Adaptive Voltage Enable When enabled, the CPU V/F curves are aware of BCLK frequency when calculated.

UINT16 CoreVoltageOverride

Offset 0x021C - core voltage override The core voltage override which is applied to the entire range of cpu core frequencies.

UINT16 CoreVoltageAdaptive

Offset 0x021E - Core Turbo voltage Adaptive Extra Turbo voltage applied to the cpu core when the cpu is operating in turbo mode.

UINT16 CoreVoltageOffset

Offset 0x0220 - Core Turbo voltage Offset The voltage offset applied to the core while operating in turbo mode. Valid Range 0 to 1000.

• UINT8 CorePllVoltageOffset

Offset 0x0222 - Core PLL voltage offset Core PLL voltage offset.

UINT8 RingDownBin

Offset 0x0223 - Ring Downbin Ring Downbin enable/disable.

UINT8 RingVoltageMode

Offset 0x0224 - Ring voltage mode Ring voltage mode; 0: Adaptive; 1: Override.

UINT8 TiMaxOffset

Offset 0x0225 - TjMax Offset TjMax offset. Specified value here is clipped by pCode (125 - TjMax Offset) to support TjMax in the range of 62 to 115 deg Celsius.

UINT16 RingVoltageOverride

Offset 0x0226 - Ring voltage override The ring voltage override which is applied to the entire range of cpu ring frequencies.

UINT16 RingVoltageAdaptive

Offset 0x0228 - Ring Turbo voltage Adaptive Extra Turbo voltage applied to the cpu ring when the cpu is operating in turbo mode.

UINT16 RingVoltageOffset

Offset 0x022A - Ring Turbo voltage Offset The voltage offset applied to the ring while operating in turbo mode.

• UINT8 TmeEnable

Offset 0x022C - Enable or Disable TME Enable or Disable TME: 0: Disable: 1: Enable.

UINT8 UnusedUpdSpace6 [3]

Offset 0x022D.

· UINT32 ElixirSpringsPatchAddr

Offset 0x0230 - ElixirSpringsPatchAddr Address of Elixir Springs Patches.

UINT32 ElixirSpringsPatchSize

Offset 0x0234 - ElixirSpringsPatchSize Size of Elixir Springs Patches.

UINT8 BiosGuard

Offset 0x0238 - BiosGuard Enable/Disable.

UINT8 BiosGuardToolsInterface

Offset 0x0239.

UINT8 EnableSgx

Offset 0x023A - EnableSgx Enable/Disable.

UINT8 Txt

Offset 0x023B - Txt Enable/Disable.

UINT32 PrmrrSize

Offset 0x023C - PrmrrSize Enable/Disable.

UINT32 SinitMemorySize

Offset 0x0240 - SinitMemorySize Enable/Disable.

UINT8 UnusedUpdSpace7 [4]

Offset 0x0244.

UINT64 TxtDprMemoryBase

Offset 0x0248 - TxtDprMemoryBase Enable/Disable.

• UINT32 TxtHeapMemorySize

Offset 0x0250 - TxtHeapMemorySize Enable/Disable.

UINT32 TxtDprMemorySize

Offset 0x0254 - TxtDprMemorySize Enable/Disable.

UINT32 BiosAcmBase

Offset 0x0258 - BiosAcmBase Enable/Disable.

• UINT32 BiosAcmSize

Offset 0x025C - BiosAcmSize Enable/Disable.

UINT32 ApStartupBase

Offset 0x0260 - ApStartupBase Enable/Disable.

UINT32 TgaSize

Offset 0x0264 - TgaSize Enable/Disable.

UINT64 TxtLcpPdBase

Offset 0x0268 - TxtLcpPdBase Enable/Disable.

• UINT64 TxtLcpPdSize

Offset 0x0270 - TxtLcpPdSize Enable/Disable.

UINT8 IsTPMPresence

Offset 0x0278 - IsTPMPresence IsTPMPresence default values.

UINT8 ReservedSecurityPreMem [6]

Offset 0x0279 - ReservedSecurityPreMem Reserved for Security Pre-Mem \$EN\_DIS.

UINT8 PchPcieHsioRxSetCtleEnable [24]

Offset 0x027F - Enable PCH HSIO PCIE Rx Set Ctle Enable PCH PCIe Gen 3 Set CTLE Value.

UINT8 PchPcieHsioRxSetCtle [24]

Offset 0x0297 - PCH HSIO PCIE Rx Set Ctle Value PCH PCIe Gen 3 Set CTLE Value.

UINT8 PchPcieHsioTxGen1DownscaleAmpEnable [24]

Offset 0x02AF - Enble PCH HSIO PCIE TX Gen 1 Downscale Amplitude Adjustment value override 0: Disable; 1: Fnable.

UINT8 PchPcieHsioTxGen1DownscaleAmp [24]

Offset 0x02C7 - PCH HSIO PCIE Gen 2 TX Output Downscale Amplitude Adjustment value PCH PCIe Gen 2 TX Output Downscale Amplitude Adjustment value.

UINT8 PchPcieHsioTxGen2DownscaleAmpEnable [24]

Offset 0x02DF - Enable PCH HSIO PCIE TX Gen 2 Downscale Amplitude Adjustment value override 0: Disable; 1: Enable.

UINT8 PchPcieHsioTxGen2DownscaleAmp [24]

Offset 0x02F7 - PCH HSIO PCIE Gen 2 TX Output Downscale Amplitude Adjustment value PCH PCIe Gen 2 TX Output Downscale Amplitude Adjustment value.

UINT8 PchPcieHsioTxGen3DownscaleAmpEnable [24]

Offset 0x030F - Enable PCH HSIO PCIE TX Gen 3 Downscale Amplitude Adjustment value override 0: Disable; 1: Enable.

UINT8 PchPcieHsioTxGen3DownscaleAmp [24]

Offset 0x0327 - PCH HSIO PCIE Gen 3 TX Output Downscale Amplitude Adjustment value PCH PCIe Gen 3 TX Output Downscale Amplitude Adjustment value.

UINT8 PchPcieHsioTxGen1DeEmphEnable [24]

Offset 0x033F - Enable PCH HSIO PCIE Gen 1 TX Output De-Emphasis Adjustment Setting value override 0: Disable; 1: Enable.

UINT8 PchPcieHsioTxGen1DeEmph [24]

Offset 0x0357 - PCH HSIO PCIE Gen 1 TX Output De-Emphasis Adjustment value PCH PCIe Gen 1 TX Output De-Emphasis Adjustment Setting.

• UINT8 PchPcieHsioTxGen2DeEmph3p5Enable [24]

Offset 0x036F - Enable PCH HSIO PCIE Gen 2 TX Output -3.5dB De-Emphasis Adjustment Setting value override 0: Disable; 1: Enable.

UINT8 PchPcieHsioTxGen2DeEmph3p5 [24]

Offset 0x0387 - PCH HSIO PCIE Gen 2 TX Output -3.5dB De-Emphasis Adjustment value PCH PCIe Gen 2 TX Output -3.5dB De-Emphasis Adjustment Setting.

• UINT8 PchPcieHsioTxGen2DeEmph6p0Enable [24]

Offset 0x039F - Enable PCH HSIO PCIE Gen 2 TX Output -6.0dB De-Emphasis Adjustment Setting value override 0: Disable; 1: Enable.

• UINT8 PchPcieHsioTxGen2DeEmph6p0 [24]

Offset 0x03B7 - PCH HSIO PCIE Gen 2 TX Output -6.0dB De-Emphasis Adjustment value PCH PCIe Gen 2 TX Output -6.0dB De-Emphasis Adjustment Setting.

UINT8 PchSataHsioRxGen1EgBoostMagEnable [8]

Offset 0x03CF - Enable PCH HSIO SATA Receiver Equalization Boost Magnitude Adjustment Value override 0← : Disable; 1: Enable.

• UINT8 PchSataHsioRxGen1EqBoostMag [8]

Offset 0x03D7 - PCH HSIO SATA 1.5 Gb/s Receiver Equalization Boost Magnitude Adjustment value PCH HSIO SATA 1.5 Gb/s Receiver Equalization Boost Magnitude Adjustment value.

• UINT8 PchSataHsioRxGen2EqBoostMagEnable [8]

Offset 0x03DF - Enable PCH HSIO SATA Receiver Equalization Boost Magnitude Adjustment Value override  $0 \leftarrow$  : Disable; 1: Enable.

• UINT8 PchSataHsioRxGen2EqBoostMag [8]

Offset 0x03E7 - PCH HSIO SATA 3.0 Gb/s Receiver Equalization Boost Magnitude Adjustment value PCH HSIO SATA 3.0 Gb/s Receiver Equalization Boost Magnitude Adjustment value.

UINT8 PchSataHsioRxGen3EqBoostMagEnable [8]

Offset 0x03EF - Enable PCH HSIO SATA Receiver Equalization Boost Magnitude Adjustment Value override 0←: Disable; 1: Enable.

UINT8 PchSataHsioRxGen3EqBoostMag [8]

Offset 0x03F7 - PCH HSIO SATA 6.0 Gb/s Receiver Equalization Boost Magnitude Adjustment value PCH HSIO SATA 6.0 Gb/s Receiver Equalization Boost Magnitude Adjustment value.

UINT8 PchSataHsioTxGen1DownscaleAmpEnable [8]

Offset 0x03FF - Enable PCH HSIO SATA 1.5 Gb/s TX Output Downscale Amplitude Adjustment value override 0: Disable; 1: Enable.

UINT8 PchSataHsioTxGen1DownscaleAmp [8]

Offset 0x0407 - PCH HSIO SATA 1.5 Gb/s TX Output Downscale Amplitude Adjustment value PCH HSIO SATA 1.5 Gb/s TX Output Downscale Amplitude Adjustment value.

UINT8 PchSataHsioTxGen2DownscaleAmpEnable [8]

Offset 0x040F - Enable PCH HSIO SATA 3.0 Gb/s TX Output Downscale Amplitude Adjustment value override 0: Disable; 1: Enable.

• UINT8 PchSataHsioTxGen2DownscaleAmp [8]

Offset 0x0417 - PCH HSIO SATA 3.0 Gb/s TX Output Downscale Amplitude Adjustment value PCH HSIO SATA 3.0 Gb/s TX Output Downscale Amplitude Adjustment value.

UINT8 PchSataHsioTxGen3DownscaleAmpEnable [8]

Offset 0x041F - Enable PCH HSIO SATA 6.0 Gb/s TX Output Downscale Amplitude Adjustment value override 0: Disable; 1: Enable.

UINT8 PchSataHsioTxGen3DownscaleAmp [8]

Offset 0x0427 - PCH HSIO SATA 6.0 Gb/s TX Output Downscale Amplitude Adjustment value PCH HSIO SATA 6.0 Gb/s TX Output Downscale Amplitude Adjustment value.

• UINT8 PchSataHsioTxGen1DeEmphEnable [8]

Offset 0x042F - Enable PCH HSIO SATA 1.5 Gb/s TX Output De-Emphasis Adjustment Setting value override 0: Disable; 1: Enable.

UINT8 PchSataHsioTxGen1DeEmph [8]

Offset 0x0437 - PCH HSIO SATA 1.5 Gb/s TX Output De-Emphasis Adjustment Setting PCH HSIO SATA 1.5 Gb/s TX Output De-Emphasis Adjustment Setting.

UINT8 PchSataHsioTxGen2DeEmphEnable [8]

Offset 0x043F - Enable PCH HSIO SATA 3.0 Gb/s TX Output De-Emphasis Adjustment Setting value override 0: Disable; 1: Enable.

UINT8 PchSataHsioTxGen2DeEmph [8]

Offset 0x0447 - PCH HSIO SATA 3.0 Gb/s TX Output De-Emphasis Adjustment Setting PCH HSIO SATA 3.0 Gb/s TX Output De-Emphasis Adjustment Setting.

UINT8 PchSataHsioTxGen3DeEmphEnable [8]

Offset 0x044F - Enable PCH HSIO SATA 6.0 Gb/s TX Output De-Emphasis Adjustment Setting value override 0: Disable; 1: Enable.

UINT8 PchSataHsioTxGen3DeEmph [8]

Offset 0x0457 - PCH HSIO SATA 6.0 Gb/s TX Output De-Emphasis Adjustment Setting PCH HSIO SATA 6.0 Gb/s TX Output De-Emphasis Adjustment Setting.

UINT8 PchLpcEnhancePort8xhDecoding

Offset 0x045F - PCH LPC Enhance the port 8xh decoding Original LPC only decodes one byte of port 80h.

• UINT8 PchPort80Route

Offset 0x0460 - PCH Port80 Route Control where the Port 80h cycles are sent, 0: LPC; 1: PCI.

UINT8 SmbusArpEnable

Offset 0x0461 - Enable SMBus ARP support Enable SMBus ARP support.

UINT8 PchNumRsvdSmbusAddresses

Offset 0x0462 - Number of RsvdSmbusAddressTable.

UINT8 UnusedUpdSpace8

Offset 0x0463.

UINT16 PchSmbusloBase

Offset 0x0464 - SMBUS Base Address SMBUS Base Address (IO space).

UINT16 PcieImrSize

Offset 0x0466 - Size of PCIe IMR.

UINT8 PcieImrEnabled

Offset 0x0468 - Enable PCIe IMR 0:Disable, 1:Enable \$EN\_DIS.

UINT8 PchSmbAlertEnable

Offset 0x0469 - Enable SMBus Alert Pin Enable SMBus Alert Pin.

UINT8 ImrRpSelection

Offset 0x046A - Root port number for IMR.

UINT8 UnusedUpdSpace9

Offset 0x046B.

UINT32 RsvdSmbusAddressTablePtr

Offset 0x046C - Point of RsvdSmbusAddressTable Array of addresses reserved for non-ARP-capable SMBus devices.

UINT32 PcieRpEnableMask

Offset 0x0470 - Enable PCIE RP Mask Enable/disable PCIE Root Ports.

UINT8 PcdDebugInterfaceFlags

Offset 0x0474 - Debug Interfaces Debug Interfaces.

UINT8 PcdSerialIoUartNumber

Offset 0x0475 - PcdSerialloUartNumber Select Seriallo Uart Controller for debug.

UINT8 PcdlsaSerialUartBase

Offset 0x0476 - ISA Serial Base selection Select ISA Serial Base address.

UINT8 GtPIIVoltageOffset

Offset 0x0477 - GT PLL voltage offset Core PLL voltage offset.

· UINT8 RingPllVoltageOffset

Offset 0x0478 - Ring PLL voltage offset Core PLL voltage offset.

UINT8 SaPIIVoltageOffset

Offset 0x0479 - System Agent PLL voltage offset Core PLL voltage offset.

UINT8 McPllVoltageOffset

Offset 0x047A - Memory Controller PLL voltage offset Core PLL voltage offset.

UINT8 MrcSafeConfig

Offset 0x047B - MRC Safe Config Enables/Disable MRC Safe Config \$EN\_DIS.

UINT8 TcssltbtPcie0En

Offset 0x047C - TCSS Thunderbolt PCIE Root Port 0 Enable Set TCSS Thunderbolt PCIE Root Port 0.

• UINT8 TcssltbtPcie1En

Offset 0x047D - TCSS Thunderbolt PCIE Root Port 1 Enable Set TCSS Thunderbolt PCIE Root Port 1.

UINT8 TcssltbtPcie2En

Offset 0x047E - TCSS Thunderbolt PCIE Root Port 2 Enable Set TCSS Thunderbolt PCIE Root Port 2.

• UINT8 TcssltbtPcie3En

Offset 0x047F - TCSS Thunderbolt PCIE Root Port 3 Enable Set TCSS Thunderbolt PCIE Root Port 3.

• UINT8 TcssltbtPcie4En

Offset 0x0480 - TCSS Thunderbolt PCIE Root Port 4 Enable Set TCSS Thunderbolt PCIE Root Port 4.

UINT8 TcssltbtPcie5En

Offset 0x0481 - TCSS Thunderbolt PCIE Root Port 5 Enable Set TCSS Thunderbolt PCIE Root Port 5.

• UINT8 TcssXhciEn

Offset 0x0482 - TCSS USB HOST (xHCl) Enable Set TCSS XHCl.

• UINT8 TcssXdciEn

Offset 0x0483 - TCSS USB DEVICE (xDCI) Enable Set TCSS XDCI.

• UINT8 TcssDma0En

Offset 0x0484 - TCSS DMA0 Enable Set TCSS DMA0.

• UINT8 TcssDma1En

Offset 0x0485 - TCSS DMA1 Enable Set TCSS DMA1.

UINT8 TcssDma2En

Offset 0x0486 - TCSS DMA2 Enable Set TCSS DMA2.

UINT8 PcdSerialDebugBaudRate

Offset 0x0487 - PcdSerialDebugBaudRate Baud Rate for Serial Debug Messages.

UINT8 HobBufferSize

Offset 0x0488 - HobBufferSize Size to set HOB Buffer.

UINT8 ECT

Offset 0x0489 - Early Command Training Enables/Disable Early Command Training \$EN\_DIS.

UINT8 SOT

Offset 0x048A - SenseAmp Offset Training Enables/Disable SenseAmp Offset Training \$EN\_DIS.

UINT8 ERDMPRTC2D

Offset 0x048B - Early ReadMPR Timing Centering 2D Enables/Disable Early ReadMPR Timing Centering 2D \$EN← DIS.

UINT8 RDMPRT

Offset 0x048C - Read MPR Training Enables/Disable Read MPR Training \$EN\_DIS.

UINT8 RCVET

Offset 0x048D - Receive Enable Training Enables/Disable Receive Enable Training \$EN\_DIS.

UINT8 JWRL

Offset 0x048E - Jedec Write Leveling Enables/Disable Jedec Write Leveling \$EN\_DIS.

UINT8 EWRTC2D

Offset 0x048F - Early Write Time Centering 2D Enables/Disable Early Write Time Centering 2D \$EN\_DIS.

UINT8 ERDTC2D

Offset 0x0490 - Early Read Time Centering 2D Enables/Disable Early Read Time Centering 2D \$EN\_DIS.

UINT8 WRTC1D

Offset 0x0491 - Write Timing Centering 1D Enables/Disable Write Timing Centering 1D \$EN DIS.

UINT8 WRVC1D

 ${\it Offset~0x0492-Write~Voltage~Centering~1D~Enables/Disable~Write~Voltage~Centering~1D~\$EN\_DIS.}$ 

UINT8 RDTC1D

Offset 0x0493 - Read Timing Centering 1D Enables/Disable Read Timing Centering 1D \$EN DIS.

UINT8 DIMMODTT

Offset 0x0494 - Dimm ODT Training Enables/Disable Dimm ODT Training \$EN\_DIS.

UINT8 DIMMRONT

Offset 0x0495 - DIMM RON Training Enables/Disable DIMM RON Training \$EN\_DIS.

UINT8 WRDSEQT

Offset 0x0496 - Write Drive Strength/Equalization 2D Enables/Disable Write Drive Strength/Equalization 2D \$EN\_← DIS.

UINT8 WRSRT

Offset 0x0497 - Write Slew Rate Training Enables/Disable Write Slew Rate Training \$EN\_DIS.

UINT8 RDODTT

Offset 0x0498 - Read ODT Training Enables/Disable Read ODT Training \$EN\_DIS.

UINT8 RDEQT

 ${\it Offset~0x0499-Read~Equalization~Training~Enables/Disable~Read~Equalization~Training~\$EN\_DIS.}$ 

UINT8 RDAPT

Offset 0x049A - Read Amplifier Training Enables/Disable Read Amplifier Training \$EN\_DIS.

UINT8 WRTC2D

Offset 0x049B - Write Timing Centering 2D Enables/Disable Write Timing Centering 2D \$EN\_DIS.

UINT8 RDTC2D

Offset 0x049C - Read Timing Centering 2D Enables/Disable Read Timing Centering 2D \$EN\_DIS.

UINT8 WRVC2D

Offset 0x049D - Write Voltage Centering 2D Enables/Disable Write Voltage Centering 2D \$EN\_DIS.

UINT8 RDVC2D

Offset 0x049E - Read Voltage Centering 2D Enables/Disable Read Voltage Centering 2D \$EN\_DIS.

UINT8 CMDVC

Offset 0x049F - Command Voltage Centering Enables/Disable Command Voltage Centering \$EN\_DIS.

UINT8 LCT

Offset 0x04A0 - Late Command Training Enables/Disable Late Command Training \$EN DIS.

UINT8 RTL

Offset 0x04A1 - Round Trip Latency Training Enables/Disable Round Trip Latency Training \$EN\_DIS.

UINT8 TAT

Offset 0x04A2 - Turn Around Timing Training Enables/Disable Turn Around Timing Training \$EN\_DIS.

UINT8 MEMTST

Offset 0x04A3 - Memory Test Enables/Disable Memory Test \$EN\_DIS.

UINT8 ALIASCHK

Offset 0x04A4 - DIMM SPD Alias Test Enables/Disable DIMM SPD Alias Test \$EN\_DIS.

UINT8 RCVENC1D

Offset 0x04A5 - Receive Enable Centering 1D Enables/Disable Receive Enable Centering 1D \$EN\_DIS.

UINT8 RMC

Offset 0x04A6 - Retrain Margin Check Enables/Disable Retrain Margin Check \$EN\_DIS.

UINT8 WRDSUDT

Offset 0x04A7 - Write Drive Strength Up/Dn independently Enables/Disable Write Drive Strength Up/Dn independently \$EN DIS.

UINT8 EccSupport

Offset 0x04A8 - ECC Support Enables/Disable ECC Support \$EN\_DIS.

UINT8 RemapEnable

Offset 0x04A9 - Memory Remap Enables/Disable Memory Remap \$EN\_DIS.

UINT8 RankInterleave

Offset 0x04AA - Rank Interleave support Enables/Disable Rank Interleave support.

· UINT8 EnhancedInterleave

Offset 0x04AB - Enhanced Interleave support Enables/Disable Enhanced Interleave support \$EN\_DIS.

• UINT8 ChHashEnable

Offset 0x04AC - Ch Hash Support Enable/Disable Channel Hash Support.

UINT8 EnableExtts

Offset 0x04AD - Extern Therm Status Enables/Disable Extern Therm Status \$EN\_DIS.

UINT8 EnableCltm

Offset 0x04AE - Closed Loop Therm Manage Enables/Disable Closed Loop Therm Manage \$EN\_DIS.

UINT8 EnableOltm

Offset 0x04AF - Open Loop Therm Manage Enables/Disable Open Loop Therm Manage \$EN\_DIS.

UINT8 EnablePwrDn

Offset 0x04B0 - DDR PowerDown and idle counter Enables/Disable DDR PowerDown and idle counter(For LPDDR Only) \$EN\_DIS.

UINT8 EnablePwrDnLpddr

Offset 0x04B1 - DDR PowerDown and idle counter Enables/Disable DDR PowerDown and idle counter(For LPDDR Only) \$EN\_DIS.

• UINT8 UserPowerWeightsEn

Offset 0x04B2 - Use user provided power weights, scale factor, and channel power floor values Enables/Disable Use user provided power weights, scale factor, and channel power floor values \$EN\_DIS.

UINT8 RaplLim2Lock

Offset 0x04B3 - RAPL PL Lock Enables/Disable RAPL PL Lock \$EN\_DIS.

UINT8 RaplLim2Ena

Offset 0x04B4 - RAPL PL 2 enable Enables/Disable RAPL PL 2 enable \$EN\_DIS.

UINT8 RaplLim1Ena

Offset 0x04B5 - RAPL PL 1 enable Enables/Disable RAPL PL 1 enable \$EN\_DIS.

UINT8 SrefCfgEna

Offset 0x04B6 - SelfRefresh Enable Enables/Disable SelfRefresh Enable \$EN\_DIS.

UINT8 ThrtCkeMinDefeatLpddr

Offset 0x04B7 - Throttler CKEMin Defeature Enables/Disable Throttler CKEMin Defeature(For LPDDR Only) \$EN← DIS.

UINT8 ThrtCkeMinDefeat

Offset 0x04B8 - Throttler CKEMin Defeature Enables/Disable Throttler CKEMin Defeature \$EN DIS.

UINT8 RhPrevention

Offset 0x04B9 - Enable RH Prevention Enables/Disable RH Prevention \$EN\_DIS.

UINT8 ExitOnFailure

Offset 0x04BA - Exit On Failure (MRC) Enables/Disable Exit On Failure (MRC) \$EN\_DIS.

UINT8 DdrThermalSensor

Offset 0x04BB - LPDDR Thermal Sensor Enables/Disable LPDDR Thermal Sensor \$EN\_DIS.

UINT8 EvLoader

Offset 0x04BC - EV Loader Enable/Disable EV Loader Functionality \$EN\_DIS.

UINT8 EvLoaderDelay

Offset 0x04BD - EV Loader Delay Enable/Disable EV Loader 2 Second Delay \$EN DIS.

UINT8 Ddr4DdpSharedClock

Offset 0x04BE - Select if CLK0 is shared between Rank0 and Rank1 in DDR4 DDP Select if CLK0 is shared between Rank0 and Rank1 in DDR4 DDP \$EN\_DIS.

UINT8 Ddr4DdpSharedZq

Offset 0x04BF - Select if ZQ pin is shared between Rank0 and Rank1 in DDR4 DDP ESelect if ZQ pin is shared between Rank0 and Rank1 in DDR4 DDP \$EN\_DIS.

UINT8 ChHashInterleaveBit

Offset 0x04C0 - Ch Hash Interleaved Bit Select the BIT to be used for Channel Interleaved mode.

UINT8 UnusedUpdSpace10

Offset 0x04C1.

UINT16 ChHashMask

Offset 0x04C2 - Ch Hash Mask Set the BIT(s) to be included in the XOR function.

• UINT32 BClkFrequency

Offset 0x04C4 - Base reference clock value Base reference clock value, in Hertz(Default is 125Hz) 10000000:100Hz, 125000000:125Hz, 167000000:167Hz, 250000000:250Hz.

UINT8 EnergyScaleFact

Offset 0x04C8 - Energy Scale Factor Energy Scale Factor, Default is 4.

UINT8 CMDSR

Offset 0x04C9 - CMD Slew Rate Training Enable/Disable CMD Slew Rate Training \$EN\_DIS.

UINT16 Idd3n

Offset 0x04CA - EPG DIMM Idd3N Active standby current (Idd3N) in milliamps from datasheet.

• UINT16 ldd3p

Offset 0x04CC - EPG DIMM Idd3P Active power-down current (Idd3P) in milliamps from datasheet.

UINT8 CMDDSEQ

Offset 0x04CE - CMD Drive Strength and Tx Equalization Enable/Disable CMD Drive Strength and Tx Equalization \$EN\_DIS.

UINT8 CMDNORM

Offset 0x04CF - CMD Normalization Enable/Disable CMD Normalization \$EN\_DIS.

UINT8 EWRDSEQ

Offset 0x04D0 - Early DQ Write Drive Strength and Equalization Training Enable/Disable Early DQ Write Drive Strength and Equalization Training \$EN\_DIS.

UINT8 RhActProbability

Offset 0x04D1 - RH Activation Probability RH Activation Probability, Probability value is 1/2\(^\)(inputvalue)

UINT8 RaplLim2WindX

Offset 0x04D2 - RAPL PL 2 WindowX Power PL 2 time window X value,  $(1/1024)*(1+(x/4))*(2^{y})$  (0=Def)

UINT8 RaplLim2WindY

Offset 0x04D3 - RAPL PL 2 WindowY Power PL 2 time window Y value,  $(1/1024)*(1+(x/4))*(2^y)$  (0=Def)

UINT8 RaplLim1WindX

Offset 0x04D4 - RAPL PL 1 WindowX Power PL 1 time window X value, (1/1024)\*(1+(x/4))\*(2^ y) (0=Def)

UINT8 RaplLim1WindY

Offset 0x04D5 - RAPL PL 1 WindowY Power PL 1 time window Y value,  $(1/1024)*(1+(x/4))*(2^y)$  (0=Def)

UINT16 RaplLim2Pwr

Offset 0x04D6 - RAPL PL 2 Power range[0;2\(^14-1\)]= [2047.875;0]in W, (224= Def)

UINT16 RaplLim1Pwr

Offset 0x04D8 - RAPL PL 1 Power range[0;2\^14-1]= [2047.875;0]in W, (224= Def)

UINT8 WarmThresholdCh0Dimm0

Offset 0x04DA - Warm Threshold Ch0 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 WarmThresholdCh0Dimm1

Offset 0x04DB - Warm Threshold Ch0 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 WarmThresholdCh1Dimm0

Offset 0x04DC - Warm Threshold Ch1 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 WarmThresholdCh1Dimm1

Offset 0x04DD - Warm Threshold Ch1 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 HotThresholdCh0Dimm0

Offset 0x04DE - Hot Threshold Ch0 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 HotThresholdCh0Dimm1

Offset 0x04DF - Hot Threshold Ch0 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 HotThresholdCh1Dimm0

Offset 0x04E0 - Hot Threshold Ch1 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 HotThresholdCh1Dimm1

Offset 0x04E1 - Hot Threshold Ch1 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 WarmBudgetCh0Dimm0

Offset 0x04E2 - Warm Budget Ch0 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 WarmBudgetCh0Dimm1

Offset 0x04E3 - Warm Budget Ch0 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 WarmBudgetCh1Dimm0

Offset 0x04E4 - Warm Budget Ch1 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 WarmBudgetCh1Dimm1

Offset 0x04E5 - Warm Budget Ch1 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 HotBudgetCh0Dimm0

Offset 0x04E6 - Hot Budget Ch0 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 HotBudgetCh0Dimm1

Offset 0x04E7 - Hot Budget Ch0 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 HotBudgetCh1Dimm0

Offset 0x04E8 - Hot Budget Ch1 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

UINT8 HotBudgetCh1Dimm1

Offset 0x04E9 - Hot Budget Ch1 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

• UINT8 IdleEnergyCh0Dimm0

Offset 0x04EA - Idle Energy Ch0Dimm0 Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(10= Def)

UINT8 IdleEnergyCh0Dimm1

Offset 0x04EB - Idle Energy Ch0Dimm1 Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(10= Def)

UINT8 IdleEnergyCh1Dimm0

Offset 0x04EC - Idle Energy Ch1Dimm0 Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(10= Def)

• UINT8 IdleEnergyCh1Dimm1

Offset 0x04ED - Idle Energy Ch1Dimm1 Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(10= Def)

UINT8 PdEnergyCh0Dimm0

Offset 0x04EE - PowerDown Energy Ch0Dimm0 PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(5= Def)

UINT8 PdEnergyCh0Dimm1

Offset 0x04EF - PowerDown Energy Ch0Dimm1 PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(5= Def)

UINT8 PdEnergyCh1Dimm0

Offset 0x04F0 - PowerDown Energy Ch1Dimm0 PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(5=Def)

UINT8 PdEnergyCh1Dimm1

Offset 0x04F1 - PowerDown Energy Ch1Dimm1 PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(5=Def)

UINT8 ActEnergyCh0Dimm0

Offset 0x04F2 - Activate Energy Ch0Dimm0 Activate Energy Contribution, range[255;0],(172= Def)

UINT8 ActEnergyCh0Dimm1

Offset 0x04F3 - Activate Energy Ch0Dimm1 Activate Energy Contribution, range[255;0],(172= Def)

UINT8 ActEnergyCh1Dimm0

Offset 0x04F4 - Activate Energy Ch1Dimm0 Activate Energy Contribution, range[255;0],(172= Def)

UINT8 ActEnergyCh1Dimm1

Offset 0x04F5 - Activate Energy Ch1Dimm1 Activate Energy Contribution, range[255;0],(172= Def)

UINT8 RdEnergyCh0Dimm0

Offset 0x04F6 - Read Energy Ch0Dimm0 Read Energy Contribution, range[255;0],(212= Def)

UINT8 RdEnergyCh0Dimm1

Offset 0x04F7 - Read Energy Ch0Dimm1 Read Energy Contribution, range[255;0],(212= Def)

• UINT8 RdEnergyCh1Dimm0

Offset 0x04F8 - Read Energy Ch1Dimm0 Read Energy Contribution, range[255;0],(212= Def)

UINT8 RdEnergyCh1Dimm1

Offset 0x04F9 - Read Energy Ch1Dimm1 Read Energy Contribution, range[255;0],(212= Def)

UINT8 WrEnergyCh0Dimm0

Offset 0x04FA - Write Energy Ch0Dimm0 Write Energy Contribution, range[255;0],(221= Def)

UINT8 WrEnergyCh0Dimm1

Offset 0x04FB - Write Energy Ch0Dimm1 Write Energy Contribution, range[255;0],(221= Def)

UINT8 WrEnergyCh1Dimm0

Offset 0x04FC - Write Energy Ch1Dimm0 Write Energy Contribution, range[255;0],(221= Def)

UINT8 WrEnergyCh1Dimm1

Offset 0x04FD - Write Energy Ch1Dimm1 Write Energy Contribution, range[255;0],(221= Def)

UINT8 ThrtCkeMinTmr

Offset 0x04FE - Throttler CKEMin Timer Timer value for CKEMin, range[255;0].

UINT8 CkeRankMapping

Offset 0x04FF - Cke Rank Mapping Bits [7:4] - Channel 1, bits [3:0] - Channel 0.

UINT8 RaplPwrFlCh0

Offset 0x0500 - Rapl Power Floor Ch0 Power budget ,range[255;0],(0= 5.3W Def)

UINT8 RaplPwrFlCh1

Offset 0x0501 - Rapl Power Floor Ch1 Power budget ,range[255;0],(0= 5.3W Def)

UINT8 EnCmdRate

Offset 0x0502 - Command Rate Support CMD Rate and Limit Support Option.

UINT8 Refresh2X

Offset 0x0503 - REFRESH\_2X\_MODE 0- (Default)Disabled 1-iMC enables 2xRef when Warm and Hot 2- iMC enables 2xRef when Hot 0:Disable, 1:Enabled for WARM or HOT, 2:Enabled HOT only.

UINT8 EpgEnable

Offset 0x0504 - Energy Performance Gain Enable/disable(default) Energy Performance Gain.

• UINT8 RhSolution

Offset 0x0505 - Row Hammer Solution Type of method used to prevent Row Hammer.

• UINT8 UserThresholdEnable

Offset 0x0506 - User Manual Threshold Disabled: Predefined threshold will be used.

• UINT8 UserBudgetEnable

Offset 0x0507 - User Manual Budget Disabled: Configuration of memories will defined the Budget value.

UINT8 TsodTcritMax

Offset 0x0508 - TcritMax Maximum Critical Temperature in Centigrade of the On-DIMM Thermal Sensor.

UINT8 TsodEventMode

Offset 0x0509 - Event mode Disable:Comparator mode.

UINT8 TsodEventPolarity

Offset 0x050A - EVENT polarity Disable: Active LOW.

UINT8 TsodCriticalEventOnly

Offset 0x050B - Critical event only Disable: Trips on alarm or critical.

UINT8 TsodEventOutputControl

Offset 0x050C - Event output control Disable: Event output disable.

UINT8 TsodAlarmwindowLockBit

Offset 0x050D - Alarm window lock bit Disable:Alarm trips are not locked and can be changed.

UINT8 TsodCriticaltripLockBit

Offset 0x050E - Critical trip lock bit Disable:Critical trip is not locked and can be changed.

UINT8 TsodShutdownMode

Offset 0x050F - Shutdown mode Disable:Temperature sensor enable.

UINT8 TsodThigMax

Offset 0x0510 - ThighMax Thigh = ThighMax (Default is 93)

• UINT8 TsodManualEnable

Offset 0x0511 - User Manual Thig and Tcrit Disabled(Default): Temperature will be given by the configuration of memories and 1x or 2xrefresh rate.

UINT8 ForceOltmOrRefresh2x

Offset 0x0512 - Force OLTM or 2X Refresh when needed Disabled(Default): = Force OLTM.

UINT8 PwdwnldleCounter

Offset 0x0513 - Pwr Down Idle Timer The minimum value should = to the worst case Roundtrip delay + Burst\_Length.

• UINT8 CmdRanksTerminated

Offset 0x0514 - Bitmask of ranks that have CA bus terminated Offset 225 LPDDR4: Bitmask of ranks that have CA bus terminated

• UINT8 PcdSerialDebugLevel

Offset 0x0515 - PcdSerialDebugLevel Serial Debug Message Level.

UINT8 FivrFaults

Offset 0x0516 - Fivr Faults Fivr Faults; 0: Disabled; 1: Enabled.

UINT8 FivrEfficiency

Offset 0x0517 - Fivr Efficiency Fivr Efficiency Management; 0: Disabled; 1: Enabled.

UINT8 SafeMode

Offset 0x0518 - Safe Mode Support This option configures the varous items in the IO and MC to be more conservative.

UINT8 CleanMemory

Offset 0x0519 - Ask MRC to clear memory content Ask MRC to clear memory content **0: Do not Clear Memory;** 1: Clear Memory.

UINT8 LpDdrDqDqsReTraining

Offset 0x051A - LpDdrDqDqsReTraining Enables/Disable LpDdrDqDqsReTraining \$EN\_DIS.

UINT8 UsbTcPortEnPreMem

Offset 0x051B - TCSS USB Port Enable Bitmap for per port enabling.

UINT16 PostCodeOutputPort

Offset 0x051C - Post Code Output Port This option configures Post Code Output Port.

UINT8 RMTLoopCount

Offset 0x051E - RMTLoopCount Specifies the Loop Count to be used during Rank Margin Tool Testing.

• UINT8 CridEnable

Offset 0x051F - TCSS Compatible Revision ID Enable Set TCSS Crid .

UINT32 BclkRfiFreq [4]

Offset 0x0520 - BCLK RFI Frequency Bclk RFI Frequency for each SAGV point in Hz units.

UINT8 UnusedUpdSpace11 [1]

Offset 0x0530.

UINT8 ReservedFspmUpd [15]

Offset 0x0531.

# 10.8.1 Detailed Description

Fsp M Configuration.

Definition at line 56 of file FspmUpd.h.

### 10.8.2 Member Data Documentation

#### 10.8.2.1 ActiveCoreCount

UINT8 FSP\_M\_CONFIG::ActiveCoreCount

Offset 0x0215 - Number of active cores Number of active cores(Depends on Number of cores).

**0: All**;**1: 1** ;**2: 2** ;**3: 3** 0:All, 1:1, 2:2, 3:3

Definition at line 894 of file FspmUpd.h.

# 10.8.2.2 ApertureSize

UINT8 FSP\_M\_CONFIG::ApertureSize

Offset 0x00BC - Aperture Size Select the Aperture Size.

0:128 MB, 1:256 MB, 2:512 MB

Definition at line 284 of file FspmUpd.h.

# 10.8.2.3 ApStartupBase

UINT32 FSP\_M\_CONFIG::ApStartupBase

Offset 0x0260 - ApStartupBase Enable/Disable.

0: Disable, define default value of BiosAcmBase, 1: enable

Definition at line 1077 of file FspmUpd.h.

# 10.8.2.4 Avx2RatioOffset

UINT8 FSP\_M\_CONFIG::Avx2RatioOffset

Offset 0x0219 - AVX2 Ratio Offset 0(Default)= No Offset.

Range 0 - 31. Specifies number of bins to decrease AVX ratio vs. Core Ratio. Uses Mailbox MSR 0x150, cmd 0x1R

Definition at line 920 of file FspmUpd.h.

#### 10.8.2.5 Avx3RatioOffset

UINT8 FSP\_M\_CONFIG::Avx3RatioOffset

Offset 0x021A - AVX3 Ratio Offset 0(Default)= No Offset.

Range 0 - 31. Specifies number of bins to decrease AVX ratio vs. Core Ratio. Uses Mailbox MSR 0x150, cmd 0x1B.

Definition at line 926 of file FspmUpd.h.

### 10.8.2.6 BclkAdaptiveVoltage

UINT8 FSP\_M\_CONFIG::BclkAdaptiveVoltage

Offset 0x021B - BCLK Adaptive Voltage Enable When enabled, the CPU V/F curves are aware of BCLK frequency when calculated.

### 0: Disable;1: Enable \$EN\_DIS

Definition at line 933 of file FspmUpd.h.

# 10.8.2.7 BclkRfiFreq

UINT32 FSP\_M\_CONFIG::BclkRfiFreq[4]

Offset 0x0520 - BCLK RFI Frequency Bclk RFI Frequency for each SAGV point in Hz units.

98000000Hz = 98MHz **0 - No RFI Tuning**. Range is 98Mhz-100Mhz.

Definition at line 2280 of file FspmUpd.h.

#### 10.8.2.8 BiosAcmBase

UINT32 FSP\_M\_CONFIG::BiosAcmBase

Offset 0x0258 - BiosAcmBase Enable/Disable.

0: Disable, define default value of BiosAcmBase , 1: enable

Definition at line 1067 of file FspmUpd.h.

#### 10.8.2.9 BiosAcmSize

UINT32 FSP\_M\_CONFIG::BiosAcmSize

Offset 0x025C - BiosAcmSize Enable/Disable.

0: Disable, define default value of BiosAcmSize , 1: enable

Definition at line 1072 of file FspmUpd.h.

#### 10.8.2.10 BiosGuard

UINT8 FSP\_M\_CONFIG::BiosGuard

Offset 0x0238 - BiosGuard Enable/Disable.

0: Disable, Enable/Disable BIOS Guard feature, 1: enable \$EN\_DIS

Definition at line 1017 of file FspmUpd.h.

### 10.8.2.11 BistOnReset

UINT8 FSP M CONFIG::BistOnReset

Offset 0x0209 - BIST on Reset Enable or Disable BIST on Reset; 0: Disable; 1: Enable.

\$EN DIS

Definition at line 818 of file FspmUpd.h.

### 10.8.2.12 BootFrequency

UINT8 FSP\_M\_CONFIG::BootFrequency

Offset 0x0214 - Boot frequency Sets the boot frequency starting from reset vector.

• 0: Maximum battery performance.- 1: Maximum non-turbo performance.- 2: Turbo performance.

Note

If Turbo is selected BIOS will start in max non-turbo mode and switch to Turbo mode. 0:0, 1:1, 2:2

Definition at line 887 of file FspmUpd.h.

# 10.8.2.13 ChHashEnable

UINT8 FSP\_M\_CONFIG::ChHashEnable

Offset 0x04AC - Ch Hash Support Enable/Disable Channel Hash Support.

NOTE: ONLY if Memory interleaved Mode \$EN\_DIS

Definition at line 1672 of file FspmUpd.h.

## 10.8.2.14 ChHashInterleaveBit

UINT8 FSP\_M\_CONFIG::ChHashInterleaveBit

Offset 0x04C0 - Ch Hash Interleaved Bit Select the BIT to be used for Channel Interleaved mode.

NOTE: BIT7 will interlave the channels at a 2 cacheline granularity, BIT8 at 4 and BIT9 at 8. Default is BIT8 0:BIT6, 1:BIT7, 2:BIT8, 3:BIT9, 4:BIT10, 5:BIT11, 6:BIT12, 7:BIT13

Definition at line 1794 of file FspmUpd.h.

### 10.8.2.15 ChHashMask

UINT16 FSP\_M\_CONFIG::ChHashMask

Offset 0x04C2 - Ch Hash Mask Set the BIT(s) to be included in the XOR function.

NOTE BIT mask corresponds to BITS [19:6] Default is 0x30CC

Definition at line 1804 of file FspmUpd.h.

#### 10.8.2.16 CkeRankMapping

UINT8 FSP\_M\_CONFIG::CkeRankMapping

Offset 0x04FF - Cke Rank Mapping Bits [7:4] - Channel 1, bits [3:0] - Channel 0.

**0xAA=Default** Bit [i] specifies which rank CKE[i] goes to.

Definition at line 2078 of file FspmUpd.h.

### 10.8.2.17 CleanMemory

UINT8 FSP\_M\_CONFIG::CleanMemory

Offset 0x0519 - Ask MRC to clear memory content Ask MRC to clear memory content **0: Do not Clear Memory**; 1: Clear Memory.

\$EN\_DIS

Definition at line 2247 of file FspmUpd.h.

### 10.8.2.18 CmdRanksTerminated

UINT8 FSP\_M\_CONFIG::CmdRanksTerminated

Offset 0x0514 - Bitmask of ranks that have CA bus terminated Offset 225 LPDDR4: Bitmask of ranks that have CA bus terminated.

# 0x01=Default, Rank0 is terminating and Rank1 is non-terminating

Definition at line 2214 of file FspmUpd.h.

# 10.8.2.19 CoreMaxOcRatio

UINT8 FSP\_M\_CONFIG::CoreMaxOcRatio

Offset 0x020E - Maximum Core Turbo Ratio Override Maximum core turbo ratio override allows to increase CPU core frequency beyond the fused max turbo ratio limit.

0: Hardware defaults. Range: 0-85

Definition at line 850 of file FspmUpd.h.

# 10.8.2.20 CorePllVoltageOffset

UINT8 FSP\_M\_CONFIG::CorePllVoltageOffset

Offset 0x0222 - Core PLL voltage offset Core PLL voltage offset.

0: No offset. Range 0-63

Definition at line 955 of file FspmUpd.h.

## 10.8.2.21 CoreVoltageAdaptive

UINT16 FSP\_M\_CONFIG::CoreVoltageAdaptive

Offset 0x021E - Core Turbo voltage Adaptive Extra Turbo voltage applied to the cpu core when the cpu is operating in turbo mode.

Valid Range 0 to 2000

Definition at line 945 of file FspmUpd.h.

# 10.8.2.22 CoreVoltageMode

UINT8 FSP\_M\_CONFIG::CoreVoltageMode

Offset 0x020F - Core voltage mode Core voltage mode; 0: Adaptive; 1: Override.

\$EN\_DIS

Definition at line 856 of file FspmUpd.h.

## 10.8.2.23 CoreVoltageOverride

UINT16 FSP\_M\_CONFIG::CoreVoltageOverride

Offset 0x021C - core voltage override The core voltage override which is applied to the entire range of cpu core frequencies.

Valid Range 0 to 2000

Definition at line 939 of file FspmUpd.h.

#### 10.8.2.24 CpuRatio

UINT8 FSP\_M\_CONFIG::CpuRatio

Offset 0x0213 - CPU ratio value CPU ratio value.

Valid Range 0 to 63

Definition at line 879 of file FspmUpd.h.

# 10.8.2.25 CpuRatioOverride

 ${\tt UINT8\ FSP\_M\_CONFIG::CpuRatioOverride}$ 

Offset 0x0212 - Enable or Disable CPU Ratio Override Enable or Disable CPU Ratio Override; **0: Disable**; 1: Enable.

\$EN\_DIS

Definition at line 874 of file FspmUpd.h.

### 10.8.2.26 CpuTraceHubMemReg0Size

UINT8 FSP\_M\_CONFIG::CpuTraceHubMemReg0Size

Offset 0x00FC - CPU Trace Hub Memory Region 0 CPU Trace Hub Memory Region 0, The avaliable memory size is: 0MB, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB.

Note: Limitation of total buffer size (CPU + PCH) is 512MB. 0:0, 1:1MB, 2:8MB, 3:64MB, 4:128MB, 5:256MB, 6:512MB

Definition at line 533 of file FspmUpd.h.

# 10.8.2.27 CpuTraceHubMemReg1Size

UINT8 FSP\_M\_CONFIG::CpuTraceHubMemReg1Size

Offset 0x00FD - CPU Trace Hub Memory Region 1 CPU Trace Hub Memory Region 1.

The avaliable memory size is : 0MB, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB. Note : Limitation of total buffer size (CPU + PCH) is 512MB. 0:0, 1:1MB, 2:8MB, 3:64MB, 4:128MB, 5:256MB, 6:512MB

Definition at line 540 of file FspmUpd.h.

# 10.8.2.28 CpuTraceHubMode

UINT8 FSP\_M\_CONFIG::CpuTraceHubMode

Offset 0x00FB - CPU Trace Hub Mode Select 'Host Debugger' if Trace Hub is used with host debugger tool or 'Target Debugger' if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.

0: Disable, 1:Target Debugger Mode, 2:Host Debugger Mode

Definition at line 526 of file FspmUpd.h.

# 10.8.2.29 CridEnable

UINT8 FSP\_M\_CONFIG::CridEnable

Offset 0x051F - TCSS Compatible Revision ID Enable Set TCSS Crid .

0:Stepping Revision ID 1:Compatible Revision ID \$EN\_DIS

Definition at line 2274 of file FspmUpd.h.

# 10.8.2.30 DciUsb3TypecUfpDbg

UINT8 FSP\_M\_CONFIG::DciUsb3TypecUfpDbg

Offset 0x00AF - USB3 Type-C UFP2DFP Kernel/Platform Debug Support This BIOS option enables kernel and platform debug for USB3 interface over a UFP Type-C receptacle, select 'No Change' will do nothing to UFP2DFP setting.

0:Disabled, 1:Enabled, 2:No Change

Definition at line 237 of file FspmUpd.h.

# 10.8.2.31 DdrFreqLimit

UINT16 FSP\_M\_CONFIG::DdrFreqLimit

Offset 0x00BE - DDR Frequency Limit Maximum Memory Frequency Selections in Mhz.

Options are 1067, 1333, 1600, 1867, 2133, 2400, 2667, 2933 and 0 for Auto. 1067:1067, 1333:1333, 1600:1600, 1867:1867, 2133:2133, 2400:2400, 2667:2667, 2933:2933, 0:Auto

Definition at line 298 of file FspmUpd.h.

# 10.8.2.32 DdrSpeedControl

UINT8 FSP\_M\_CONFIG::DdrSpeedControl

Offset 0x00C1 - DDR Speed Control DDR Frequency and Gear control for all SAGV points.

0:Auto, 1:Manual

Definition at line 311 of file FspmUpd.h.

### 10.8.2.33 DisableDimmChannel0

UINT8 FSP\_M\_CONFIG::DisableDimmChannel0

Offset 0x00C7 - Channel A DIMM Control Channel A DIMM Control Support - Enable or Disable Dimms on Channel  $\Delta$ 

0:Enable both DIMMs, 1:Disable DIMM0, 2:Disable DIMM1, 3:Disable both DIMMs

Definition at line 337 of file FspmUpd.h.

# 10.8.2.34 DisableDimmChannel1

UINT8 FSP\_M\_CONFIG::DisableDimmChannel1

Offset 0x00C8 - Channel B DIMM Control Channel B DIMM Control Support - Enable or Disable Dimms on Channel B.

0:Enable both DIMMs, 1:Disable DIMM0, 2:Disable DIMM1, 3:Disable both DIMMs

Definition at line 343 of file FspmUpd.h.

# 10.8.2.35 DmiDeEmphasis

UINT8 FSP\_M\_CONFIG::DmiDeEmphasis

Offset 0x0138 - DeEmphasis control for DMI DeEmphasis control for DMI.

0=-6dB, 1(Default)=-3.5 dB 0: -6dB, 1: -3.5dB

Definition at line 641 of file FspmUpd.h.

#### 10.8.2.36 DmiGen3EndPointHint

UINT8 FSP\_M\_CONFIG::DmiGen3EndPointHint[8]

Offset 0x012C - DMI Gen3 End port Hint values per lane Used for programming DMI Gen3 Hint values per lane.

Range: 0-6, 2 is default for each lane

Definition at line 630 of file FspmUpd.h.

#### 10.8.2.37 DmiGen3EndPointPreset

UINT8 FSP\_M\_CONFIG::DmiGen3EndPointPreset[8]

Offset 0x0124 - DMI Gen3 End port preset values per lane Used for programming DMI Gen3 preset values per lane.

Range: 0-9, 7 is default for each lane

Definition at line 625 of file FspmUpd.h.

# 10.8.2.38 DmiGen3ProgramStaticEq

UINT8 FSP\_M\_CONFIG::DmiGen3ProgramStaticEq

Offset 0x011A - Enable/Disable DMI GEN3 Static EQ Phase1 programming Program DMI Gen3 EQ Phase1 Static Presets.

Disabled(0x0): Disable EQ Phase1 Static Presets Programming, Enabled(0x1)(Default): Enable EQ Phase1 Static Presets Programming \$EN\_DIS

Definition at line 607 of file FspmUpd.h.

#### 10.8.2.39 DmiGen3RootPortPreset

UINT8 FSP\_M\_CONFIG::DmiGen3RootPortPreset[8]

Offset 0x011C - DMI Gen3 Root port preset values per lane Used for programming DMI Gen3 preset values per lane.

Range: 0-9, 8 is default for each lane

Definition at line 620 of file FspmUpd.h.

### 10.8.2.40 EnableC6Dram

UINT8 FSP\_M\_CONFIG::EnableC6Dram

Offset 0x020B - C6DRAM power gating feature This policy indicates whether or not BIOS should allocate PRMRR memory for C6DRAM power gating feature.

0: Don't allocate any PRMRR memory for C6DRAM power gating feature.
 1: Allocate PRMRR memory for C6DRAM power gating feature.

Definition at line 832 of file FspmUpd.h.

### 10.8.2.41 EnableSgx

UINT8 FSP\_M\_CONFIG::EnableSgx

Offset 0x023A - EnableSgx Enable/Disable.

0: Disable, Enable/Disable SGX feature, 1: enable, 2: Software Control 0: Disable, 1: Enable, 2: Software Control Definition at line 1027 of file FspmUpd.h.

#### 10.8.2.42 EnCmdRate

UINT8 FSP\_M\_CONFIG::EnCmdRate

Offset 0x0502 - Command Rate Support CMD Rate and Limit Support Option.

NOTE: ONLY supported in 1N Mode, Default is 3 CMDs 0:Disable, 5:2 CMDS, 7:3 CMDS, 9:4 CMDS, 11:5 CMDS, 13:6 CMDS, 15:7 CMDS

Definition at line 2094 of file FspmUpd.h.

# 10.8.2.43 EpgEnable

UINT8 FSP\_M\_CONFIG::EpgEnable

Offset 0x0504 - Energy Performance Gain Enable/disable(default) Energy Performance Gain.

\$EN DIS

Definition at line 2106 of file FspmUpd.h.

# 10.8.2.44 FClkFrequency

UINT8 FSP\_M\_CONFIG::FClkFrequency

Offset 0x0216 - Processor Early Power On Configuration FCLK setting 0: 800 MHz (ULT/ULX).

1: 1 GHz (DT/Halo). Not supported on ULT/ULX.- 2: 400 MHz. - 3: Reserved 0:800 MHz, 1: 1 GHz, 2: 400 MHz, 3: Reserved

Definition at line 901 of file FspmUpd.h.

# 10.8.2.45 FivrEfficiency

UINT8 FSP\_M\_CONFIG::FivrEfficiency

Offset 0x0517 - Fivr Efficiency Fivr Efficiency Management; 0: Disabled; 1: Enabled.

\$EN\_DIS

Definition at line 2235 of file FspmUpd.h.

#### 10.8.2.46 FivrFaults

UINT8 FSP\_M\_CONFIG::FivrFaults

Offset 0x0516 - Fivr Faults Fivr Faults; 0: Disabled; 1: Enabled.

\$EN\_DIS

Definition at line 2229 of file FspmUpd.h.

#### 10.8.2.47 ForceOltmOrRefresh2x

UINT8 FSP\_M\_CONFIG::ForceOltmOrRefresh2x

Offset 0x0512 - Force OLTM or 2X Refresh when needed Disabled(Default): = Force OLTM.

Enabled: = Force 2x Refresh. \$EN\_DIS

Definition at line 2202 of file FspmUpd.h.

### 10.8.2.48 FreqSaGvLow

UINT16 FSP\_M\_CONFIG::FreqSaGvLow

Offset 0x00C2 - Low Frequency SAGV Low Frequency Selections in Mhz.

Options are 1067, 1333, 1600, 1867, 2133, 2400, 2667, 2933 and 0 for Auto. 1067:1067, 1333:1333, 1600:1600, 1867:1867, 2133:2133, 2400:2400, 2667:2667, 2933:2933, 0:Auto

Definition at line 318 of file FspmUpd.h.

# 10.8.2.49 FreqSaGvMid

UINT16 FSP\_M\_CONFIG::FreqSaGvMid

Offset 0x00C4 - Mid Frequency SAGV Mid Frequency Selections in Mhz.

Options are 1067, 1333, 1600, 1867, 2133, 2400, 2667, 2933 and 0 for Auto. 1067:1067, 1333:1333, 1600:1600, 1867:1867, 2133:2133, 2400:2400, 2667:2667, 2933:2933, 0:Auto

Definition at line 325 of file FspmUpd.h.

### 10.8.2.50 GmAdr

UINT32 FSP\_M\_CONFIG::GmAdr

Offset 0x013C - Temporary MMIO address for GMADR The reference code will use this as Temporary MMIO address space to access GMADR Registers.Platform should provide conflict free Temporary MMIO Range: GmAdr to (GmAdr + ApertureSize).

Default is (PciExpressBaseAddress - ApertureSize) to (PciExpressBaseAddress

• 0x1) (Where ApertureSize = 256MB)

Definition at line 665 of file FspmUpd.h.

## 10.8.2.51 GtPIIVoltageOffset

UINT8 FSP\_M\_CONFIG::GtPllVoltageOffset

Offset 0x0477 - GT PLL voltage offset Core PLL voltage offset.

0: No offset. Range 0-63

Definition at line 1355 of file FspmUpd.h.

#### 10.8.2.52 GtPsmiSupport

UINT8 FSP\_M\_CONFIG::GtPsmiSupport

Offset 0x017D - Selection of PSMI Support On/Off 0(Default) = FALSE, 1 = TRUE.

When TRUE, it will allow the PSMI Support \$EN\_DIS

Definition at line 800 of file FspmUpd.h.

#### 10.8.2.53 GttMmAdr

UINT32 FSP\_M\_CONFIG::GttMmAdr

Offset 0x0140 - Temporary MMIO address for GTTMMADR The reference code will use this as Temporary MMIO address space to access GTTMMADR Registers.Platform should provide conflict free Temporary MMIO Range: GttMmAdr to (GttMmAdr + 2MB MMIO + 6MB Reserved + GttSize).

Default is (GmAdr - (2MB MMIO

6MB Reserved + GttSize)) to (GmAdr - 0x1) (Where GttSize = 8MB)

Definition at line 673 of file FspmUpd.h.

# 10.8.2.54 HobBufferSize

UINT8 FSP\_M\_CONFIG::HobBufferSize

Offset 0x0488 - HobBufferSize Size to set HOB Buffer.

0:Default, 1: 1 Byte, 2: 1 KB, 3: Max value(assuming 63KB total HOB size). 0:Default, 1: 1 Byte, 2: 1 KB, 3: Max value

Definition at line 1455 of file FspmUpd.h.

# 10.8.2.55 HotThresholdCh0Dimm0

 ${\tt UINT8\ FSP\_M\_CONFIG::} HotThresholdCh0Dimm0$ 

Offset 0x04DE - Hot Threshold Ch0 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

Fefault is 255

Definition at line 1911 of file FspmUpd.h.

#### 10.8.2.56 HotThresholdCh0Dimm1

UINT8 FSP\_M\_CONFIG::HotThresholdCh0Dimm1

Offset 0x04DF - Hot Threshold Ch0 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

Fefault is 255

Definition at line 1916 of file FspmUpd.h.

# 10.8.2.57 HotThresholdCh1Dimm0

UINT8 FSP\_M\_CONFIG::HotThresholdCh1Dimm0

Offset 0x04E0 - Hot Threshold Ch1 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

Fefault is 255

Definition at line 1921 of file FspmUpd.h.

#### 10.8.2.58 HotThresholdCh1Dimm1

UINT8 FSP\_M\_CONFIG::HotThresholdCh1Dimm1

Offset 0x04E1 - Hot Threshold Ch1 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

Fefault is 255

Definition at line 1926 of file FspmUpd.h.

# 10.8.2.59 Idd3n

UINT16 FSP\_M\_CONFIG::Idd3n

Offset 0x04CA - EPG DIMM Idd3N Active standby current (Idd3N) in milliamps from datasheet.

Must be calculated on a per DIMM basis. Default is 26

Definition at line 1827 of file FspmUpd.h.

# 10.8.2.60 ldd3p

UINT16 FSP\_M\_CONFIG::Idd3p

Offset 0x04CC - EPG DIMM Idd3P Active power-down current (Idd3P) in milliamps from datasheet.

Must be calculated on a per DIMM basis. Default is 11

Definition at line 1833 of file FspmUpd.h.

# 10.8.2.61 lgdDvmt50PreAlloc

UINT8 FSP\_M\_CONFIG::IgdDvmt50PreAlloc

Offset 0x00BA - Internal Graphics Pre-allocated Memory Size of memory preallocated for internal graphics.

0x00:0MB, 0x01:32MB, 0x02:64MB, 0x03:96MB, 0x04:128MB, 0x05:160MB, 0xF0:4MB, 0xF1:8MB, 0xF2:12MB, 0xF3:16MB, 0xF4:20MB, 0xF5:24MB, 0xF6:28MB, 0xF7:32MB, 0xF8:36MB, 0xF9:40MB, 0xFA:44MB, 0xFB:48MB, 0xFC:52MB, 0xFD:56MB, 0xFE:60MB

Definition at line 272 of file FspmUpd.h.

### 10.8.2.62 ImguClkOutEn

UINT8 FSP\_M\_CONFIG::ImguClkOutEn[5]

Offset 0x016F - IMGU CLKOUT Configuration The configuration of IMGU CLKOUT, 0: Disable;1: Enable.

\$EN\_DIS

Definition at line 765 of file FspmUpd.h.

# 10.8.2.63 ImrRpSelection

UINT8 FSP\_M\_CONFIG::ImrRpSelection

Offset 0x046A - Root port number for IMR.

Root port number for IMR.

Definition at line 1317 of file FspmUpd.h.

# 10.8.2.64 InitPcieAspmAfterOprom

UINT8 FSP\_M\_CONFIG::InitPcieAspmAfterOprom

Offset 0x011B - PCIe ASPM programming will happen in relation to the Oprom Select when PCIe ASPM programming will happen in relation to the Oprom.

Before(0x0)(Default): Do PCIe ASPM programming before Oprom, After(0x1): Do PCIe ASPM programming after Oprom, requires an SMI handler to save/restore ASPM settings during S3 resume 0:Before, 1:After

Definition at line 615 of file FspmUpd.h.

# 10.8.2.65 InternalGfx

 ${\tt UINT8\ FSP\_M\_CONFIG::} Internal {\tt Gfx}$ 

Offset 0x00BB - Internal Graphics Enable/disable internal graphics.

\$EN\_DIS

Definition at line 278 of file FspmUpd.h.

#### 10.8.2.66 IsvtloPort

UINT8 FSP\_M\_CONFIG::IsvtIoPort

Offset 0x00F7 - ISVT IO Port Address ISVT IO Port Address.

0=Minimal, 0xFF=Maximum, 0x99=Default

Definition at line 501 of file FspmUpd.h.

### 10.8.2.67 JtagC10PowerGateDisable

UINT8 FSP\_M\_CONFIG::JtagC10PowerGateDisable

Offset 0x0217 - Set JTAG power in C10 and deeper power states False: JTAG is power gated in C10 state.

True: keeps the JTAG power up during C10 and deeper power states for debug purpose. **0: False**; 1: True. 0: False, 1: True

Definition at line 908 of file FspmUpd.h.

### 10.8.2.68 McPIIVoltageOffset

UINT8 FSP\_M\_CONFIG::McPllVoltageOffset

Offset 0x047A - Memory Controller PLL voltage offset Core PLL voltage offset.

0: No offset. Range 0-63

Definition at line 1370 of file FspmUpd.h.

# 10.8.2.69 MmioSize

UINT16 FSP\_M\_CONFIG::MmioSize

Offset 0x00A4 - MMIO Size Size of MMIO space reserved for devices.

0(Default)=Auto, non-Zero=size in MB

Definition at line 187 of file FspmUpd.h.

#### 10.8.2.70 OcLock

UINT8 FSP\_M\_CONFIG::OcLock

Offset 0x020D - Over clocking Lock Over clocking Lock Enable/Disable; 0: Disable; 1: Enable.

\$EN\_DIS

Definition at line 844 of file FspmUpd.h.

# 10.8.2.71 PcdDebugInterfaceFlags

 ${\tt UINT8\ FSP\_M\_CONFIG::PcdDebugInterfaceFlags}$ 

Offset 0x0474 - Debug Interfaces Debug Interfaces.

BIT0-RAM, BIT1-UART, BIT3-USB3, BIT4-Serial IO, BIT5-TraceHub, BIT2 - Not used.

Definition at line 1338 of file FspmUpd.h.

#### 10.8.2.72 PcdlsaSerialUartBase

UINT8 FSP\_M\_CONFIG::PcdIsaSerialUartBase

Offset 0x0476 - ISA Serial Base selection Select ISA Serial Base address.

Default is 0x3F8. 0:0x3F8, 1:0x2F8

Definition at line 1350 of file FspmUpd.h.

#### 10.8.2.73 PcdSerialDebugBaudRate

UINT8 FSP\_M\_CONFIG::PcdSerialDebugBaudRate

Offset 0x0487 - PcdSerialDebugBaudRate Baud Rate for Serial Debug Messages.

3:9600, 4:19200, 6:56700, 7:115200. 3:9600, 4:19200, 6:56700, 7:115200

Definition at line 1448 of file FspmUpd.h.

### 10.8.2.74 PcdSerialDebugLevel

UINT8 FSP\_M\_CONFIG::PcdSerialDebugLevel

Offset 0x0515 - PcdSerialDebugLevel Serial Debug Message Level.

0:Disable, 1:Error Only, 2:Error & Warnings, 3:Load, Error, Warnings & Info, 4:Load, Error, Warnings, Info & Event, 5:Load, Error, Warnings, Info & Verbose. 0:Disable, 1:Error Only, 2:Error and Warnings, 3:Load Error Warnings and Info, 4:Load Error Warnings and Info, 5:Load Error Warnings Info and Verbose

Definition at line 2223 of file FspmUpd.h.

## 10.8.2.75 PcdSerialloUartNumber

 ${\tt UINT8\ FSP\_M\_CONFIG::} {\tt PcdSerialIoUartNumber}$ 

Offset 0x0475 - PcdSerialloUartNumber Select Seriallo Uart Controller for debug.

0:SerialloUart0, 1:SerialloUart1, 2:SerialloUart2

Definition at line 1344 of file FspmUpd.h.

#### 10.8.2.76 PchLpcEnhancePort8xhDecoding

UINT8 FSP\_M\_CONFIG::PchLpcEnhancePort8xhDecoding

Offset 0x045F - PCH LPC Enhance the port 8xh decoding Original LPC only decodes one byte of port 80h.

\$EN\_DIS

Definition at line 1269 of file FspmUpd.h.

#### 10.8.2.77 PchNumRsvdSmbusAddresses

UINT8 FSP\_M\_CONFIG::PchNumRsvdSmbusAddresses

Offset 0x0462 - Number of RsvdSmbusAddressTable.

The number of elements in the RsvdSmbusAddressTable.

Definition at line 1286 of file FspmUpd.h.

## 10.8.2.78 PchPort80Route

UINT8 FSP\_M\_CONFIG::PchPort80Route

Offset 0x0460 - PCH Port80 Route Control where the Port 80h cycles are sent, 0: LPC; 1: PCI.

\$EN DIS

Definition at line 1275 of file FspmUpd.h.

#### 10.8.2.79 PchSmbAlertEnable

UINT8 FSP\_M\_CONFIG::PchSmbAlertEnable

Offset 0x0469 - Enable SMBus Alert Pin Enable SMBus Alert Pin.

\$EN DIS

Definition at line 1312 of file FspmUpd.h.

# 10.8.2.80 PchTraceHubMemReg0Size

UINT8 FSP\_M\_CONFIG::PchTraceHubMemReg0Size

Offset 0x00B1 - PCH Trace Hub Memory Region 0 buffer Size Specify size of Pch trace memory region 0 buffer, the size can be 0, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB.

Note: Limitation of total buffer size (PCH + CPU) is 512MB. 0:0, 1:1MB, 2:8MB, 3:64MB, 4:128MB, 5:256MB, 6:512MB

Definition at line 251 of file FspmUpd.h.

# 10.8.2.81 PchTraceHubMemReg1Size

UINT8 FSP\_M\_CONFIG::PchTraceHubMemReg1Size

Offset 0x00B2 - PCH Trace Hub Memory Region 1 buffer Size Specify size of Pch trace memory region 1 buffer, the size can be 0, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB.

Note: Limitation of total buffer size (PCH + CPU) is 512MB. 0:0, 1:1MB, 2:8MB, 3:64MB, 4:128MB, 5:256MB, 6:512MB

Definition at line 258 of file FspmUpd.h.

#### 10.8.2.82 PchTraceHubMode

UINT8 FSP\_M\_CONFIG::PchTraceHubMode

Offset 0x00B0 - PCH Trace Hub Mode Select 'Host Debugger' if Trace Hub is used with host debugger tool or 'Target Debugger' if Trace Hub is used by target debugger software or 'Disable' trace hub functionality.

0: Disable, 1: Target Debugger Mode, 2: Host Debugger Mode

Definition at line 244 of file FspmUpd.h.

### 10.8.2.83 PcielmrSize

UINT16 FSP M CONFIG::PcieImrSize

Offset 0x0466 - Size of PCIe IMR.

Size of PCIe IMR in megabytes

Definition at line 1300 of file FspmUpd.h.

# 10.8.2.84 PcieMultipleSegmentEnabled

UINT8 FSP\_M\_CONFIG::PcieMultipleSegmentEnabled

Offset 0x016C - This is policy to control iTBT PCIe Multiple Segment setting.

When Disabled all the TBT PCIe RP are located at Segment0, When Enabled all the TBT PCIe RP are located at Segment1. **0: Disable**; 1: Enable. \$EN\_DIS

Definition at line 747 of file FspmUpd.h.

### 10.8.2.85 PcieRpEnableMask

UINT32 FSP\_M\_CONFIG::PcieRpEnableMask

Offset 0x0470 - Enable PCIE RP Mask Enable/disable PCIE Root Ports.

0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.

Definition at line 1332 of file FspmUpd.h.

# 10.8.2.86 PlatformDebugConsent

UINT8 FSP M CONFIG::PlatformDebugConsent

Offset 0x00AC - Platform Debug Consent To 'opt-in' for debug, please select 'Enabled' with the desired debug probe type.

Enabling this BIOS option may alter the default value of other debug-related BIOS options.: Do not use Platform Debug Consent to override other debug-relevant policies, but the user must set each debug option manually, aimed at advanced users.

Note: DCI OOB (aka BSSB) uses CCA probe;[DCI OOB+DbC] and [USB2 DbC] have the same setting. 0:Disabled,

1:Enabled (DCI OOB+[DbC]), 2:Enabled (DCI OOB), 3:Enabled (USB3 DbC), 4:Enabled (XDP/MIPI60), 5:Enabled (USB2 DbC), 6:Enable (2-wire DCI OOB), 7:Manual

Definition at line 217 of file FspmUpd.h.

#### 10.8.2.87 PrmrrSize

UINT32 FSP\_M\_CONFIG::PrmrrSize

Offset 0x023C - PrmrrSize Enable/Disable.

0: Disable, define default value of PrmrrSize, 1: enable

Definition at line 1038 of file FspmUpd.h.

#### 10.8.2.88 ProbelessTrace

UINT8 FSP\_M\_CONFIG::ProbelessTrace

Offset 0x00A6 - Probeless Trace Probeless Trace: 0=Disabled, 1=Enable.

Enabling Probeless Trace will reserve 128MB. This also requires IED to be enabled. \$EN\_DIS

Definition at line 194 of file FspmUpd.h.

### 10.8.2.89 PwdwnldleCounter

UINT8 FSP\_M\_CONFIG::PwdwnIdleCounter

Offset 0x0513 - Pwr Down Idle Timer The minimum value should = to the worst case Roundtrip delay + Burst\_ Length.

0 means AUTO: 64 for ULX/ULT, 128 for DT/Halo

Definition at line 2208 of file FspmUpd.h.

# 10.8.2.90 RankInterleave

UINT8 FSP\_M\_CONFIG::RankInterleave

Offset 0x04AA - Rank Interleave support Enables/Disable Rank Interleave support.

NOTE: RI and HORI can not be enabled at the same time. \$EN\_DIS

Definition at line 1660 of file FspmUpd.h.

## 10.8.2.91 Ratio

UINT8 FSP\_M\_CONFIG::Ratio

Offset 0x00E0 - Memory Ratio Automatic or the frequency will equal ratio times reference clock.

Set to Auto to recalculate memory timings listed below. 0:Auto, 4:4, 5:5, 6:6, 7:7, 8:8, 9:9, 10:10, 11:11, 12:12, 13:13, 14:14, 15:15

Definition at line 400 of file FspmUpd.h.

### 10.8.2.92 RealtimeMemoryTiming

UINT8 FSP\_M\_CONFIG::RealtimeMemoryTiming

Offset 0x016B - Realtime Memory Timing 0(Default): Disabled, 1: Enabled.

When enabled, it will allow the system to perform realtime memory timing changes after MRC\_DONE. 0: Disabled, 1: Fnabled

Definition at line 740 of file FspmUpd.h.

#### 10.8.2.93 RefClk

UINT8 FSP\_M\_CONFIG::RefClk

Offset 0x00DD - Memory Reference Clock 100MHz, 133MHz.

0:133MHz, 1:100MHz

Definition at line 386 of file FspmUpd.h.

#### 10.8.2.94 RhSolution

UINT8 FSP\_M\_CONFIG::RhSolution

Offset 0x0505 - Row Hammer Solution Type of method used to prevent Row Hammer.

Default is Hardware RHP 0:Hardware RHP, 1:2x Refresh

Definition at line 2112 of file FspmUpd.h.

# 10.8.2.95 RingDownBin

UINT8 FSP\_M\_CONFIG::RingDownBin

Offset 0x0223 - Ring Downbin Ring Downbin enable/disable.

When enabled, CPU will ensure the ring ratio is always lower than the core ratio.0: Disable; **1: Enable.** \$EN\_DIS Definition at line 962 of file FspmUpd.h.

# 10.8.2.96 RingMaxOcRatio

UINT8 FSP\_M\_CONFIG::RingMaxOcRatio

Offset 0x0210 - Maximum clr turbo ratio override Maximum clr turbo ratio override allows to increase CPU clr frequency beyond the fused max turbo ratio limit.

0: Hardware defaults. Range: 0-85

Definition at line 862 of file FspmUpd.h.

# 10.8.2.97 RingPllVoltageOffset

UINT8 FSP\_M\_CONFIG::RingPllVoltageOffset

Offset 0x0478 - Ring PLL voltage offset Core PLL voltage offset.

0: No offset. Range 0-63

Definition at line 1360 of file FspmUpd.h.

## 10.8.2.98 RingVoltageAdaptive

UINT16 FSP\_M\_CONFIG::RingVoltageAdaptive

Offset 0x0228 - Ring Turbo voltage Adaptive Extra Turbo voltage applied to the cpu ring when the cpu is operating in turbo mode.

Valid Range 0 to 2000

Definition at line 986 of file FspmUpd.h.

# 10.8.2.99 RingVoltageMode

UINT8 FSP\_M\_CONFIG::RingVoltageMode

Offset 0x0224 - Ring voltage mode Ring voltage mode; 0: Adaptive; 1: Override.

\$EN\_DIS

Definition at line 968 of file FspmUpd.h.

## 10.8.2.100 RingVoltageOffset

UINT16 FSP\_M\_CONFIG::RingVoltageOffset

Offset 0x022A - Ring Turbo voltage Offset The voltage offset applied to the ring while operating in turbo mode.

Valid Range 0 to 1000

Definition at line 991 of file FspmUpd.h.

# 10.8.2.101 RingVoltageOverride

UINT16 FSP\_M\_CONFIG::RingVoltageOverride

Offset 0x0226 - Ring voltage override The ring voltage override which is applied to the entire range of cpu ring frequencies.

Valid Range 0 to 2000

Definition at line 980 of file FspmUpd.h.

# 10.8.2.102 RMT

UINT8 FSP\_M\_CONFIG::RMT

Offset 0x00C6 - Rank Margin Tool Enable/disable Rank Margin Tool.

\$EN DIS

Definition at line 331 of file FspmUpd.h.

#### 10.8.2.103 RMTLoopCount

UINT8 FSP\_M\_CONFIG::RMTLoopCount

Offset 0x051E - RMTLoopCount Specifies the Loop Count to be used during Rank Margin Tool Testing.

0 - AUTO

Definition at line 2268 of file FspmUpd.h.

#### 10.8.2.104 RmtPerTask

UINT8 FSP\_M\_CONFIG::RmtPerTask

Offset 0x0099 - Rank Margin Tool per Task This option enables the user to execute Rank Margin Tool per major training step in the MRC.

\$EN DIS

Definition at line 159 of file FspmUpd.h.

# 10.8.2.105 SafeMode

UINT8 FSP\_M\_CONFIG::SafeMode

Offset 0x0518 - Safe Mode Support This option configures the varous items in the IO and MC to be more conservative.

(def=Disable) \$EN\_DIS

Definition at line 2241 of file FspmUpd.h.

### 10.8.2.106 SaGv

UINT8 FSP\_M\_CONFIG::SaGv

Offset 0x00C0 - SA GV System Agent dynamic frequency support and when enabled memory will be training at three different frequencies.

0:Disabled, 1:FixedLow, 2:FixedMid, 3:FixedHigh, 4:Enabled

Definition at line 305 of file FspmUpd.h.

# 10.8.2.107 SaPcieRpEnableMask

UINT32 FSP\_M\_CONFIG::SaPcieRpEnableMask

Offset 0x0178 - Enable PCIE RP Mask Enable/disable PCIE Root Ports.

0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.

Definition at line 787 of file FspmUpd.h.

# 10.8.2.108 SaPcieRpLinkDownGpios

UINT8 FSP\_M\_CONFIG::SaPcieRpLinkDownGpios

Offset 0x017C - Assertion on Link Down GPIOs GPIO Assertion on Link Down.

Disabled(0x0)(Default): Disable assertion on Link Down GPIOs, Enabled(0x1): Enable assertion on Link Down GPIOs 0:Disable, 1:Enable

Definition at line 794 of file FspmUpd.h.

### 10.8.2.109 SaPIIVoltageOffset

UINT8 FSP\_M\_CONFIG::SaPllVoltageOffset

Offset 0x0479 - System Agent PLL voltage offset Core PLL voltage offset.

0: No offset. Range 0-63

Definition at line 1365 of file FspmUpd.h.

## 10.8.2.110 ScramblerSupport

UINT8 FSP\_M\_CONFIG::ScramblerSupport

Offset 0x00C9 - Scrambler Support This option enables data scrambling in memory.

\$EN\_DIS

Definition at line 349 of file FspmUpd.h.

### 10.8.2.111 SinitMemorySize

UINT32 FSP\_M\_CONFIG::SinitMemorySize

Offset 0x0240 - SinitMemorySize Enable/Disable.

0: Disable, define default value of SinitMemorySize , 1: enable

Definition at line 1043 of file FspmUpd.h.

# 10.8.2.112 SmbusArpEnable

UINT8 FSP\_M\_CONFIG::SmbusArpEnable

Offset 0x0461 - Enable SMBus ARP support Enable SMBus ARP support.

\$EN\_DIS

Definition at line 1281 of file FspmUpd.h.

#### 10.8.2.113 SmbusEnable

UINT8 FSP\_M\_CONFIG::SmbusEnable

Offset 0x00A7 - Enable SMBus Enable/disable SMBus controller.

\$EN DIS

Definition at line 200 of file FspmUpd.h.

#### 10.8.2.114 SpdAddressTable

UINT8 FSP\_M\_CONFIG::SpdAddressTable[4]

Offset 0x00A8 - Spd Address Tabl Specify SPD Address table for CH0D0/CH0D1/CH1D0&CH1D1.

MemorySpdPtr will be used if SPD Address is 00

Definition at line 206 of file FspmUpd.h.

#### 10.8.2.115 SpdProfileSelected

UINT8 FSP\_M\_CONFIG::SpdProfileSelected

Offset 0x00DC - SPD Profile Selected Select DIMM timing profile.

Options are 0=Default profile, 1=Custom profile, 2=XMP Profile 1, 3=XMP Profile 2 0:Default profile, 1:Custom profile, 2:XMP profile 1, 3:XMP profile 2

Definition at line 380 of file FspmUpd.h.

# 10.8.2.116 TcssDma0En

UINT8 FSP\_M\_CONFIG::TcssDma0En

Offset 0x0484 - TCSS DMA0 Enable Set TCSS DMA0.

0:Disabled 1:Enabled \$EN\_DIS

Definition at line 1430 of file FspmUpd.h.

### 10.8.2.117 TcssDma1En

UINT8 FSP\_M\_CONFIG::TcssDma1En

Offset 0x0485 - TCSS DMA1 Enable Set TCSS DMA1.

0:Disabled 1:Enabled \$EN\_DIS

Definition at line 1436 of file FspmUpd.h.

# 10.8.2.118 TcssDma2En

UINT8 FSP\_M\_CONFIG::TcssDma2En

Offset 0x0486 - TCSS DMA2 Enable Set TCSS DMA2.

0:Disabled 1:Enabled \$EN DIS

Definition at line 1442 of file FspmUpd.h.

#### 10.8.2.119 TcssltbtPcie0En

UINT8 FSP\_M\_CONFIG::TcssItbtPcie0En

Offset 0x047C - TCSS Thunderbolt PCIE Root Port 0 Enable Set TCSS Thunderbolt PCIE Root Port 0.

0:Disabled 1:Enabled \$EN\_DIS

Definition at line 1382 of file FspmUpd.h.

### 10.8.2.120 TcssltbtPcie1En

UINT8 FSP\_M\_CONFIG::TcssItbtPcie1En

Offset 0x047D - TCSS Thunderbolt PCIE Root Port 1 Enable Set TCSS Thunderbolt PCIE Root Port 1.

0:Disabled 1:Enabled \$EN DIS

Definition at line 1388 of file FspmUpd.h.

# 10.8.2.121 TcssltbtPcie2En

UINT8 FSP\_M\_CONFIG::TcssItbtPcie2En

Offset 0x047E - TCSS Thunderbolt PCIE Root Port 2 Enable Set TCSS Thunderbolt PCIE Root Port 2.

0:Disabled 1:Enabled \$EN DIS

Definition at line 1394 of file FspmUpd.h.

# 10.8.2.122 TcssltbtPcie3En

UINT8 FSP\_M\_CONFIG::TcssItbtPcie3En

Offset 0x047F - TCSS Thunderbolt PCIE Root Port 3 Enable Set TCSS Thunderbolt PCIE Root Port 3.

0:Disabled 1:Enabled \$EN\_DIS

Definition at line 1400 of file FspmUpd.h.

# 10.8.2.123 TcssltbtPcie4En

UINT8 FSP\_M\_CONFIG::TcssItbtPcie4En

Offset 0x0480 - TCSS Thunderbolt PCIE Root Port 4 Enable Set TCSS Thunderbolt PCIE Root Port 4.

0:Disabled 1:Enabled \$EN\_DIS

Definition at line 1406 of file FspmUpd.h.

#### 10.8.2.124 TcssltbtPcie5En

UINT8 FSP\_M\_CONFIG::TcssItbtPcie5En

Offset 0x0481 - TCSS Thunderbolt PCIE Root Port 5 Enable Set TCSS Thunderbolt PCIE Root Port 5.

0:Disabled 1:Enabled \$EN\_DIS

Definition at line 1412 of file FspmUpd.h.

#### 10.8.2.125 TcssXdciEn

UINT8 FSP\_M\_CONFIG::TcssXdciEn

Offset 0x0483 - TCSS USB DEVICE (xDCI) Enable Set TCSS XDCI.

0:Disabled 1:Enabled - xHCl must be enabled if xDCl is enabled \$EN\_DIS

Definition at line 1424 of file FspmUpd.h.

### 10.8.2.126 TcssXhciEn

UINT8 FSP\_M\_CONFIG::TcssXhciEn

Offset 0x0482 - TCSS USB HOST (xHCl) Enable Set TCSS XHCl.

0:Disabled 1:Enabled - Must be enabled if xDCI is enabled below \$EN\_DIS

Definition at line 1418 of file FspmUpd.h.

# 10.8.2.127 TgaSize

UINT32 FSP\_M\_CONFIG::TgaSize

Offset 0x0264 - TgaSize Enable/Disable.

0: Disable, define default value of TgaSize, 1: enable

Definition at line 1082 of file FspmUpd.h.

### 10.8.2.128 ThrtCkeMinTmr

UINT8 FSP\_M\_CONFIG::ThrtCkeMinTmr

Offset 0x04FE - Throttler CKEMin Timer Timer value for CKEMin, range[255;0].

Req'd min of SC\_ROUND\_T + BYTE\_LENGTH (4). Dfault is 0x30

Definition at line 2072 of file FspmUpd.h.

# 10.8.2.129 TjMaxOffset

UINT8 FSP\_M\_CONFIG::TjMaxOffset

Offset 0x0225 - TjMax Offset TjMax offset. Specified value here is clipped by pCode (125 - TjMax Offset) to support TjMax in the range of 62 to 115 deg Celsius.

Valid Range 10 - 63

Definition at line 974 of file FspmUpd.h.

#### 10.8.2.130 TmeEnable

UINT8 FSP\_M\_CONFIG:: TmeEnable

Offset 0x022C - Enable or Disable TME Enable or Disable TME; 0: Disable; 1: Enable.

\$EN DIS

Definition at line 997 of file FspmUpd.h.

#### 10.8.2.131 TrainTrace

UINT8 FSP\_M\_CONFIG::TrainTrace

Offset 0x009A - Training Trace This option enables the trained state tracing feature in MRC.

This feature will print out the key training parameters state across major training steps. \$EN\_DIS Definition at line 166 of file FspmUpd.h.

### 10.8.2.132 tRTP

UINT8 FSP\_M\_CONFIG::tRTP

Offset 0x00EF - tRTP Min Internal Read to Precharge Command Delay Time, 0: AUTO, max: 15.

DDR4 legal values: 5, 6, 7, 8, 9, 10, 12

Definition at line 458 of file FspmUpd.h.

### 10.8.2.133 TsegSize

UINT32 FSP\_M\_CONFIG::TsegSize

Offset 0x00A0 - Tseg Size Size of SMRAM memory reserved.

0x400000 for Release build and 0x1000000 for Debug build 0x0400000:4MB, 0x01000000:16MB Definition at line 182 of file FspmUpd.h.

## 10.8.2.134 TsodAlarmwindowLockBit

UINT8 FSP\_M\_CONFIG::TsodAlarmwindowLockBit

Offset 0x050D - Alarm window lock bit Disable: Alarm trips are not locked and can be changed.

Enable:Alarm trips are locked and cannot be changed \$EN\_DIS

Definition at line 2168 of file FspmUpd.h.

# 10.8.2.135 TsodCriticalEventOnly

UINT8 FSP\_M\_CONFIG::TsodCriticalEventOnly

Offset 0x050B - Critical event only Disable:Trips on alarm or critical.

Enable:Trips only if criticaal temperature is reached \$EN\_DIS

Definition at line 2154 of file FspmUpd.h.

### 10.8.2.136 TsodCriticaltripLockBit

UINT8 FSP\_M\_CONFIG::TsodCriticaltripLockBit

Offset 0x050E - Critical trip lock bit Disable: Critical trip is not locked and can be changed.

Enable: Critical trip is locked and cannot be changed \$EN\_DIS

Definition at line 2175 of file FspmUpd.h.

### 10.8.2.137 TsodEventMode

UINT8 FSP\_M\_CONFIG::TsodEventMode

Offset 0x0509 - Event mode Disable:Comparator mode.

Enable:Interrupt mode \$EN\_DIS

Definition at line 2140 of file FspmUpd.h.

# 10.8.2.138 TsodEventOutputControl

UINT8 FSP\_M\_CONFIG::TsodEventOutputControl

Offset 0x050C - Event output control Disable: Event output disable.

Enable:Event output enabled \$EN\_DIS

Definition at line 2161 of file FspmUpd.h.

# 10.8.2.139 TsodEventPolarity

UINT8 FSP\_M\_CONFIG::TsodEventPolarity

Offset 0x050A - EVENT polarity Disable:Active LOW.

Enable:Active HIGH \$EN\_DIS

Definition at line 2147 of file FspmUpd.h.

#### 10.8.2.140 TsodManualEnable

UINT8 FSP\_M\_CONFIG::TsodManualEnable

Offset 0x0511 - User Manual Thig and Tcrit Disabled(Default): Temperature will be given by the configuration of memories and 1x or 2xrefresh rate.

Enabled: User Input will define for Thigh and Tcrit. \$EN\_DIS

Definition at line 2195 of file FspmUpd.h.

#### 10.8.2.141 TsodShutdownMode

UINT8 FSP\_M\_CONFIG::TsodShutdownMode

Offset 0x050F - Shutdown mode Disable:Temperature sensor enable.

Enable:Temperature sensor disable \$EN\_DIS

Definition at line 2182 of file FspmUpd.h.

### 10.8.2.142 TsodTcritMax

UINT8 FSP\_M\_CONFIG::TsodTcritMax

Offset 0x0508 - TcritMax Maximum Critical Temperature in Centigrade of the On-DIMM Thermal Sensor.

TCRITMax has to be greater than THIGHMax .

Critical temperature will be TcritMax

Definition at line 2133 of file FspmUpd.h.

# 10.8.2.143 Txt

UINT8 FSP\_M\_CONFIG::Txt

Offset 0x023B - Txt Enable/Disable.

0: Disable, Enable/Disable Txt feature, 1: enable \$EN\_DIS

Definition at line 1033 of file FspmUpd.h.

### 10.8.2.144 TxtDprMemoryBase

UINT64 FSP\_M\_CONFIG::TxtDprMemoryBase

Offset 0x0248 - TxtDprMemoryBase Enable/Disable.

0: Disable, define default value of TxtDprMemoryBase , 1: enable

Definition at line 1052 of file FspmUpd.h.

### 10.8.2.145 TxtDprMemorySize

UINT32 FSP\_M\_CONFIG::TxtDprMemorySize

Offset 0x0254 - TxtDprMemorySize Enable/Disable.

0: Disable, define default value of TxtDprMemorySize , 1: enable

Definition at line 1062 of file FspmUpd.h.

# 10.8.2.146 TxtHeapMemorySize

UINT32 FSP\_M\_CONFIG::TxtHeapMemorySize

Offset 0x0250 - TxtHeapMemorySize Enable/Disable.

0: Disable, define default value of TxtHeapMemorySize , 1: enable

Definition at line 1057 of file FspmUpd.h.

#### 10.8.2.147 TxtImplemented

UINT8 FSP\_M\_CONFIG::TxtImplemented

Offset 0x015E - Enable/Disable MRC TXT dependency When enabled MRC execution will wait for TXT initialization to be done first.

Disabled(0x0)(Default): MRC will not wait for TXT initialization, Enabled(0x1): MRC will wait for TXT initialization  $\mathbb{E}$  DIS

Definition at line 691 of file FspmUpd.h.

# 10.8.2.148 TxtLcpPdBase

UINT64 FSP\_M\_CONFIG::TxtLcpPdBase

Offset 0x0268 - TxtLcpPdBase Enable/Disable.

0: Disable, define default value of TxtLcpPdBase , 1: enable

Definition at line 1087 of file FspmUpd.h.

# 10.8.2.149 TxtLcpPdSize

UINT64 FSP\_M\_CONFIG::TxtLcpPdSize

Offset 0x0270 - TxtLcpPdSize Enable/Disable.

0: Disable, define default value of TxtLcpPdSize, 1: enable

Definition at line 1092 of file FspmUpd.h.

# 10.8.2.150 UserBudgetEnable

UINT8 FSP\_M\_CONFIG::UserBudgetEnable

Offset 0x0507 - User Manual Budget Disabled: Configuration of memories will defined the Budget value.

Enabled: User Input will be used. \$EN\_DIS

Definition at line 2126 of file FspmUpd.h.

#### 10.8.2.151 UserThresholdEnable

UINT8 FSP\_M\_CONFIG::UserThresholdEnable

Offset 0x0506 - User Manual Threshold Disabled: Predefined threshold will be used.

Enabled: User Input will be used. \$EN\_DIS

Definition at line 2119 of file FspmUpd.h.

#### 10.8.2.152 VddVoltage

UINT16 FSP\_M\_CONFIG::VddVoltage

Offset 0x00DE - Memory Voltage Memory Voltage Override (Vddq).

Default = no override 0:Default, 1200:1.20 Volts, 1250:1.25 Volts, 1300:1.30 Volts, 1350:1.35 Volts, 1400:1.40 Volts, 1450:1.45 Volts, 1500:1.50 Volts, 1550:1.55 Volts, 1600:1.60 Volts, 1650:1.65 Volts

Definition at line 393 of file FspmUpd.h.

### 10.8.2.153 VmxEnable

UINT8 FSP\_M\_CONFIG::VmxEnable

Offset 0x0218 - Enable or Disable VMX Enable or Disable VMX; 0: Disable; 1: Enable.

\$EN\_DIS

Definition at line 914 of file FspmUpd.h.

# 10.8.2.154 WarmThresholdCh0Dimm0

UINT8 FSP\_M\_CONFIG::WarmThresholdCh0Dimm0

Offset 0x04DA - Warm Threshold Ch0 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

Fefault is 255

Definition at line 1891 of file FspmUpd.h.

#### 10.8.2.155 WarmThresholdCh0Dimm1

UINT8 FSP\_M\_CONFIG::WarmThresholdCh0Dimm1

Offset 0x04DB - Warm Threshold Ch0 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

Fefault is 255

Definition at line 1896 of file FspmUpd.h.

#### 10.8.2.156 WarmThresholdCh1Dimm0

UINT8 FSP\_M\_CONFIG::WarmThresholdCh1Dimm0

Offset 0x04DC - Warm Threshold Ch1 Dimm0 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

Fefault is 255

Definition at line 1901 of file FspmUpd.h.

#### 10.8.2.157 WarmThresholdCh1Dimm1

UINT8 FSP\_M\_CONFIG::WarmThresholdCh1Dimm1

Offset 0x04DD - Warm Threshold Ch1 Dimm1 range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM.

Fefault is 255

Definition at line 1906 of file FspmUpd.h.

The documentation for this struct was generated from the following file:

• FspmUpd.h

# 10.9 FSP\_M\_TEST\_CONFIG Struct Reference

### Fsp M Test Configuration.

#include <FspmUpd.h>

### **Public Attributes**

• UINT32 Signature

Offset 0x0540.

UINT8 SkipExtGfxScan

Offset 0x0544 - Skip external display device scanning Enable: Do not scan for external display device, Disable (Default): Scan external display devices \$EN\_DIS.

UINT8 BdatEnable

Offset 0x0545 - Generate BIOS Data ACPI Table Enable: Generate BDAT for MRC RMT or SA PCIe data.

• UINT8 ScanExtGfxForLegacyOpRom

Offset 0x0546 - Detect External Graphics device for LegacyOpROM Detect and report if external graphics device only support LegacyOpROM or not (to support CSM auto-enable).

UINT8 LockPTMregs

Offset 0x0547 - Lock PCU Thermal Management registers Lock PCU Thermal Management registers.

UINT8 DmiMaxLinkSpeed

Offset 0x0548 - DMI Max Link Speed Auto (Default)(0x0): Maximum possible link speed, Gen1(0x1): Limit Link to Gen1 Speed, Gen2(0x2): Limit Link to Gen2 Speed, Gen3(0x3):Limit Link to Gen3 Speed 0:Auto, 1:Gen1, 2:Gen2, 3:Gen3.

• UINT8 DmiGen3EqPh2Enable

Offset 0x0549 - DMI Equalization Phase 2 DMI Equalization Phase 2.

UINT8 DmiGen3EqPh3Method

Offset 0x054A - DMI Gen3 Equalization Phase3 DMI Gen3 Equalization Phase3.

UINT8 PegGen3Rsvd

Offset 0x054B - Rsvd Disable(0x0)(Default): Normal Operation - RxCTLE adaptive behavior enabled, Enable(0x1)↔: Override RxCTLE - Disable RxCTLE adaptive behavior to keep the configured RxCTLE peak values unmodified \$EN DIS.

• UINT8 PanelPowerEnable

Offset 0x054C - Panel Power Enable Control for enabling/disabling VDD force bit (Required only for early enabling of eDP panel).

UINT8 BdatTestType

Offset 0x054D - BdatTestType Indicates the type of Memory Training data to populate into the BDAT ACPI table.

UINT8 SaPreMemTestRsvd [98]

Offset 0x054E - SaPreMemTestRsvd Reserved for SA Pre-Mem Test \$EN\_DIS.

• UINT16 TotalFlashSize

Offset 0x05B0 - TotalFlashSize Enable/Disable.

UINT16 BiosSize

Offset 0x05B2 - BiosSize Enable/Disable.

UINT8 TxtAcheckRequest

Offset 0x05B4 - TxtAcheckRequest Enable/Disable.

UINT8 SecurityTestRsvd [11]

Offset 0x05B5 - SecurityTestRsvd Reserved for SA Pre-Mem Test \$EN\_DIS.

· UINT8 SmbusDynamicPowerGating

Offset 0x05C0 - Smbus dynamic power gating Disable or Enable Smbus dynamic power gating.

UINT8 WdtDisableAndLock

Offset 0x05C1 - Disable and Lock Watch Dog Register Set 1 to clear WDT status, then disable and lock WDT registers.

UINT8 SmbusSpdWriteDisable

Offset 0x05C2 - SMBUS SPD Write Disable Set/Clear Smbus SPD Write Disable.

UINT8 ChipsetInitMessage

Offset 0x05C3 - ChipsetInit HECI message Enable/Disable.

UINT8 BypassPhySyncReset

Offset 0x05C4 - Bypass ChipsetInit sync reset.

UINT8 DidInitStat

Offset 0x05C5 - Force ME DID Init Status Test, 0: disable, 1: Success, 2: No Memory in Channels, 3: Memory Init Error, Set ME DID init stat value \$EN\_DIS.

UINT8 DisableCpuReplacedPolling

Offset 0x05C6 - CPU Replaced Polling Disable Test, 0: disable, 1: enable, Setting this option disables CPU replacement polling loop \$EN\_DIS.

UINT8 SendDidMsg

Offset 0x05C7 - ME DID Message Test, 0: disable, 1: enable, Enable/Disable ME DID Message (disable will prevent the DID message from being sent) \$EN\_DIS.

UINT8 DisableMessageCheck

Offset 0x05C8 - Check HECI message before send Test, 0: disable, 1: enable, Enable/Disable message check.

UINT8 SkipMbpHob

Offset 0x05C9 - Skip MBP HOB Test, 0: disable, 1: enable, Enable/Disable MOB HOB.

• UINT8 HeciCommunication2

Offset 0x05CA - HECl2 Interface Communication Test, 0: disable, 1: enable, Adds or Removes HECl2 Device from PCl space.

• UINT8 KtDeviceEnable

Offset 0x05CB - Enable KT device Test, 0: disable, 1: enable, Enable or Disable KT device.

UINT8 ReservedFspmTestUpd [20]

Offset 0x05CC.

# 10.9.1 Detailed Description

Fsp M Test Configuration.

Definition at line 2293 of file FspmUpd.h.

### 10.9.2 Member Data Documentation

### 10.9.2.1 BdatEnable

```
UINT8 FSP_M_TEST_CONFIG::BdatEnable
```

Offset 0x0545 - Generate BIOS Data ACPI Table Enable: Generate BDAT for MRC RMT or SA PCIe data.

Disable (Default): Do not generate it \$EN\_DIS

Definition at line 2310 of file FspmUpd.h.

### 10.9.2.2 BdatTestType

```
UINT8 FSP_M_TEST_CONFIG::BdatTestType
```

Offset 0x054D - BdatTestType Indicates the type of Memory Training data to populate into the BDAT ACPI table.

0:RMT per Rank, 1:RMT per Bit, 2:Margin2D

Definition at line 2368 of file FspmUpd.h.

# 10.9.2.3 BiosSize

```
UINT16 FSP_M_TEST_CONFIG::BiosSize
```

Offset 0x05B2 - BiosSize Enable/Disable.

0: Disable, define default value of BiosSize, 1: enable

Definition at line 2384 of file FspmUpd.h.

# 10.9.2.4 BypassPhySyncReset

```
UINT8 FSP_M_TEST_CONFIG::BypassPhySyncReset
```

Offset 0x05C4 - Bypass ChipsetInit sync reset.

0: disable, 1: enable, Set Enable to bypass the reset after ChipsetInit HECI message. \$EN\_DIS

Definition at line 2428 of file FspmUpd.h.

#### 10.9.2.5 ChipsetInitMessage

UINT8 FSP\_M\_TEST\_CONFIG::ChipsetInitMessage

Offset 0x05C3 - ChipsetInit HECI message Enable/Disable.

0: Disable, 1: enable, Enable or disable ChipsetInit HECI message. If disabled, it prevents from sending ChipsetInit HECI message. \$EN\_DIS

Definition at line 2422 of file FspmUpd.h.

### 10.9.2.6 DisableMessageCheck

UINT8 FSP\_M\_TEST\_CONFIG::DisableMessageCheck

Offset 0x05C8 - Check HECI message before send Test, 0: disable, 1: enable, Enable/Disable message check.

\$EN DIS

Definition at line 2454 of file FspmUpd.h.

#### 10.9.2.7 DmiGen3EqPh2Enable

UINT8 FSP\_M\_TEST\_CONFIG::DmiGen3EqPh2Enable

Offset 0x0549 - DMI Equalization Phase 2 DMI Equalization Phase 2.

(0x0): Disable phase 2, (0x1): Enable phase 2, (0x2)(Default): AUTO - Use the current default method 0:Disable phase2, 1:Enable phase2, 2:Auto

Definition at line 2337 of file FspmUpd.h.

#### 10.9.2.8 DmiGen3EqPh3Method

UINT8 FSP\_M\_TEST\_CONFIG::DmiGen3EqPh3Method

Offset 0x054A - DMI Gen3 Equalization Phase3 DMI Gen3 Equalization Phase3.

Auto(0x0)(Default): Use the current default method, HwEq(0x1): Use Adaptive Hardware Equalization, Sw Eq(0x2): Use Adaptive Software Equalization (Implemented in BIOS Reference Code), Static(0x3): Use the Static EQs provided in DmiGen3EndPointPreset array for Phase1 AND Phase3 (Instead of just Phase1), Disabled(0x4): Bypass Equalization Phase 3 0:Auto, 1:HwEq, 2:SwEq, 3:StaticEq, 4:BypassPhase3

Definition at line 2347 of file FspmUpd.h.

# 10.9.2.9 HeciCommunication2

UINT8 FSP\_M\_TEST\_CONFIG::HeciCommunication2

Offset 0x05CA - HECI2 Interface Communication Test, 0: disable, 1: enable, Adds or Removes HECI2 Device from PCI space.

\$EN DIS

Definition at line 2466 of file FspmUpd.h.

#### 10.9.2.10 KtDeviceEnable

UINT8 FSP\_M\_TEST\_CONFIG::KtDeviceEnable

Offset 0x05CB - Enable KT device Test, 0: disable, 1: enable, Enable or Disable KT device.

\$EN DIS

Definition at line 2472 of file FspmUpd.h.

# 10.9.2.11 LockPTMregs

UINT8 FSP\_M\_TEST\_CONFIG::LockPTMregs

Offset 0x0547 - Lock PCU Thermal Management registers Lock PCU Thermal Management registers.

Enable(Default)=1, Disable=0 \$EN\_DIS

Definition at line 2323 of file FspmUpd.h.

# 10.9.2.12 PanelPowerEnable

UINT8 FSP\_M\_TEST\_CONFIG::PanelPowerEnable

Offset 0x054C - Panel Power Enable Control for enabling/disabling VDD force bit (Required only for early enabling of eDP panel).

0=Disable, 1(Default)=Enable \$EN\_DIS

Definition at line 2362 of file FspmUpd.h.

# 10.9.2.13 ScanExtGfxForLegacyOpRom

UINT8 FSP\_M\_TEST\_CONFIG::ScanExtGfxForLegacyOpRom

Offset 0x0546 - Detect External Graphics device for LegacyOpROM Detect and report if external graphics device only support LegacyOpROM or not (to support CSM auto-enable).

Enable(Default)=1, Disable=0 \$EN\_DIS

Definition at line 2317 of file FspmUpd.h.

#### 10.9.2.14 SkipMbpHob

UINT8 FSP\_M\_TEST\_CONFIG::SkipMbpHob

Offset 0x05C9 - Skip MBP HOB Test, 0: disable, 1: enable, Enable/Disable MOB HOB.

\$EN DIS

Definition at line 2460 of file FspmUpd.h.

#### 10.9.2.15 SmbusDynamicPowerGating

 ${\tt UINT8\ FSP\_M\_TEST\_CONFIG:: SmbusDynamicPowerGating}$ 

Offset 0x05C0 - Smbus dynamic power gating Disable or Enable Smbus dynamic power gating.

\$EN DIS

Definition at line 2402 of file FspmUpd.h.

# 10.9.2.16 SmbusSpdWriteDisable

UINT8 FSP\_M\_TEST\_CONFIG::SmbusSpdWriteDisable

Offset 0x05C2 - SMBUS SPD Write Disable Set/Clear Smbus SPD Write Disable.

0: leave SPD Write Disable bit; 1: set SPD Write Disable bit. For security recommendations, SPD write disable bit must be set. \$EN\_DIS

Definition at line 2415 of file FspmUpd.h.

#### 10.9.2.17 TotalFlashSize

UINT16 FSP\_M\_TEST\_CONFIG::TotalFlashSize

Offset 0x05B0 - TotalFlashSize Enable/Disable.

0: Disable, define default value of TotalFlashSize, 1: enable

Definition at line 2379 of file FspmUpd.h.

## 10.9.2.18 TxtAcheckRequest

UINT8 FSP\_M\_TEST\_CONFIG::TxtAcheckRequest

Offset 0x05B4 - TxtAcheckRequest Enable/Disable.

When Enabled, it will forcing calling TXT Acheck once. \$EN\_DIS

Definition at line 2390 of file FspmUpd.h.

# 10.9.2.19 WdtDisableAndLock

UINT8 FSP\_M\_TEST\_CONFIG::WdtDisableAndLock

Offset 0x05C1 - Disable and Lock Watch Dog Register Set 1 to clear WDT status, then disable and lock WDT registers.

\$EN\_DIS

Definition at line 2408 of file FspmUpd.h.

The documentation for this struct was generated from the following file:

• FspmUpd.h

# 10.10 FSP\_S\_CONFIG Struct Reference

Fsp S Configuration.

#include <FspsUpd.h>

#### **Public Attributes**

UINT32 LogoPtr

Offset 0x0020 - Logo Pointer Points to PEI Display Logo Image.

UINT32 LogoSize

Offset 0x0024 - Logo Size Size of PEI Display Logo Image.

UINT32 BltBufferAddress

Offset 0x0028 - Blt Buffer Address Address of Blt buffer.

UINT32 BltBufferSize

Offset 0x002C - Blt Buffer Size Size of Blt Buffer, is equal to PixelWidth \* PixelHeight \* 4 bytes (the size of EFI\_G← RAPHICS\_OUTPUT\_BLT\_PIXEL)

• UINT32 GraphicsConfigPtr

Offset 0x0030 - Graphics Configuration Ptr Points to VBT.

UINT8 Device4Enable

Offset 0x0034 - Enable Device 4 Enable/disable Device 4 \$EN\_DIS.

UINT8 PchHdaDspEnable

Offset 0x0035 - Enable HD Audio DSP Enable/disable HD Audio DSP feature.

UINT8 ScsEmmcEnabled

Offset 0x0036 - Enable eMMC Controller Enable/disable eMMC Controller.

• UINT8 ScsEmmcHs400Enabled

Offset 0x0037 - Enable eMMC HS400 Mode Enable eMMC HS400 Mode.

UINT8 ScsSdCardEnabled

Offset 0x0038 - Enable SdCard Controller Enable/disable SD Card Controller.

UINT8 ShowSpiController

Offset 0x0039 - Show SPI controller Enable/disable to show SPI controller.

UINT8 UnusedUpdSpace0 [2]

Offset 0x003A.

UINT32 MicrocodeRegionBase

Offset 0x003C - MicrocodeRegionBase Memory Base of Microcode Updates.

UINT32 MicrocodeRegionSize

Offset 0x0040 - MicrocodeRegionSize Size of Microcode Updates.

UINT8 TurboMode

Offset 0x0044 - Turbo Mode Enable/Disable Turbo mode.

UINT8 SataSalpSupport

Offset 0x0045 - Enable SATA SALP Support Enable/disable SATA Aggressive Link Power Management.

UINT8 SataPortMultiplier

Offset 0x0046 - PCH Sata Port Multiplier Enable / Disable SATA Port Multiplier \$EN\_DIS.

UINT8 SataPortsEnable [8]

Offset 0x0047 - Enable SATA ports Enable/disable SATA ports.

• UINT8 SataPortsDevSlp [8]

Offset 0x004F - Enable SATA DEVSLP Feature Enable/disable SATA DEVSLP per port.

UINT8 PortUsb20Enable [16]

Offset 0x0057 - Enable USB2 ports Enable/disable per USB2 ports.

• UINT8 PortUsb30Enable [10]

Offset 0x0067 - Enable USB3 ports Enable/disable per USB3 ports.

• UINT8 XdciEnable

Offset 0x0071 - Enable xDCl controller Enable/disable to xDCl controller.

UINT8 UnusedUpdSpace1 [2]

Offset 0x0072.

UINT32 DevIntConfigPtr

Offset 0x0074 - Address of PCH\_DEVICE\_INTERRUPT\_CONFIG table.

UINT8 NumOfDevIntConfig

Offset 0x0078 - Number of DevIntConfig Entry Number of Device Interrupt Configuration Entry.

• UINT8 PxRcConfig [8]

Offset 0x0079 - PIRQx to IRQx Map Config PIRQx to IRQx mapping.

• UINT8 GpioIrqRoute

Offset 0x0081 - Select GPIO IRQ Route GPIO IRQ Select.

UINT8 ScilrgSelect

Offset 0x0082 - Select ScilrqSelect SCI IRQ Select.

UINT8 TcolrqSelect

Offset 0x0083 - Select TcolrqSelect TCO IRQ Select.

UINT8 TcolrqEnable

Offset 0x0084 - Enable/Disable Tco IRQ Enable/disable TCO IRQ \$EN\_DIS.

UINT8 PchHdaVerbTableEntryNum

Offset 0x0085 - PCH HDA Verb Table Entry Number Number of Entries in Verb Table.

UINT8 UnusedUpdSpace2 [2]

Offset 0x0086.

UINT32 PchHdaVerbTablePtr

Offset 0x0088 - PCH HDA Verb Table Pointer Pointer to Array of pointers to Verb Table.

UINT8 PchHdaCodecSxWakeCapability

Offset 0x008C - PCH HDA Codec Sx Wake Capability Capability to detect wake initiated by a codec in Sx.

UINT8 SataEnable

Offset 0x008D - Enable SATA Enable/disable SATA controller.

UINT8 SataMode

Offset 0x008E - SATA Mode Select SATA controller working mode.

UINT8 SerialloSpiMode [7]

Offset 0x008F - SPIn Device Mode Selects SPI operation mode.

• UINT8 SerialloSpi0CsPolarity [2]

Offset 0x0096 - SPI0 Chip Select Polarity Sets polarity for each chip Select.

UINT8 SerialloSpi1CsPolarity [2]

Offset 0x0098 - SPI1 Chip Select Polarity Sets polarity for each chip Select.

UINT8 SerialloSpi2CsPolarity [2]

Offset 0x009A - SPI2 Chip Select Polarity Sets polarity for each chip Select.

• UINT8 SerialloSpi3CsPolarity [2]

Offset 0x009C - SPI3 Chip Select Polarity Sets polarity for each chip Select.

UINT8 SerialloSpi4CsPolarity [2]

Offset 0x009E - SPI4 Chip Select Polarity Sets polarity for each chip Select.

UINT8 SerialloSpi5CsPolarity [2]

Offset 0x00A0 - SPI5 Chip Select Polarity Sets polarity for each chip Select.

• UINT8 SerialloSpi6CsPolarity [2]

Offset 0x00A2 - SPI6 Chip Select Polarity Sets polarity for each chip Select.

UINT8 SerialloSpi0CsEnable [2]

Offset 0x00A4 - SPI0 Chip Select Enable 0:Disabled, 1:Enabled.

• UINT8 SerialloSpi1CsEnable [2]

Offset 0x00A6 - SPI1 Chip Select Enable 0:Disabled, 1:Enabled.

UINT8 SerialloSpi2CsEnable [2]

Offset 0x00A8 - SPI2 Chip Select Enable 0:Disabled, 1:Enabled.

UINT8 SerialloSpi3CsEnable [2]

Offset 0x00AA - SPI3 Chip Select Enable 0:Disabled, 1:Enabled.

UINT8 SerialloSpi4CsEnable [2]

Offset 0x00AC - SPI4 Chip Select Enable 0:Disabled, 1:Enabled.

• UINT8 SerialloSpi5CsEnable [2]

Offset 0x00AE - SPI5 Chip Select Enable 0:Disabled, 1:Enabled.

• UINT8 SerialloSpi6CsEnable [2]

Offset 0x00B0 - SPI6 Chip Select Enable 0:Disabled, 1:Enabled.

UINT8 SerialloSpiDefaultCsOutput [7]

Offset 0x00B2 - SPIn Default Chip Select Output Sets Default CS as Output.

UINT8 SerialloUartMode [7]

Offset 0x00B9 - UARTn Device Mode Selects Uart operation mode.

UINT32 SerialloUartBaudRate [7]

Offset 0x00C0 - Default BaudRate for each Serial IO UART Set default BaudRate Supported from 0 - default to 6000000.

UINT8 SerialIoUartParity [7]

Offset 0x00DC - Default ParityType for each Serial IO UART Set default Parity.

UINT8 SerialIoUartDataBits [7]

Offset 0x00E3 - Default DataBits for each Serial IO UART Set default word length.

UINT8 SerialloUartStopBits [7]

Offset 0x00EA - Default StopBits for each Serial IO UART Set default stop bits.

UINT8 SerialloUartPowerGating [7]

Offset 0x00F1 - Power Gating mode for each Serial IO UART that works in COM mode Set Power Gating.

UINT8 SerialloUartDmaEnable [7]

Offset 0x00F8 - Enable Dma for each Serial IO UART that supports it Set DMA/PIO mode.

UINT8 SerialloUartAutoFlow [7]

Offset 0x00FF - Enables UART hardware flow control, CTS and RTS lines Enables UART hardware flow control, CTS and RTS lines.

• UINT8 UnusedUpdSpace3 [2]

Offset 0x0106.

• UINT32 SerialloUartRtsPinMuxPolicy [7]

Offset 0x0108 - Seriallo UartRtsPinMuxPolicy Select Seriallo Uart Rts pin muxing.

UINT32 SerialIoUartCtsPinMuxPolicy [7]

Offset 0x0124 - SerialloUartCtsPinMuxPolicy Select Seriallo Uart Cts pin muxing.

• UINT32 SerialIoUartRxPinMuxPolicy [7]

Offset 0x0140 - Seriallo Uart Rx PinMuxPolicy Select Seriallo Uart Rx pin muxing.

• UINT32 SerialloUartTxPinMuxPolicy [7]

Offset 0x015C - SerialloUartTxPinMuxPolicy Select Seriallo Uart Tx pin muxing.

UINT8 SerialloDebugUartNumber

Offset 0x0178 - UART Number For Debug Purpose UART number for debug purpose.

UINT8 Seriallol2cMode [8]

Offset 0x0179 - I2Cn Device Mode Selects I2c operation mode.

UINT8 UnusedUpdSpace4 [3]

Offset 0x0181.

UINT32 PchSeriallol2cSdaPinMux [8]

Offset 0x0184 - Serial IO I2C SDA Pin Muxing Select Seriallo I2c Sda pin muxing.

• UINT32 PchSeriallol2cSclPinMux [8]

Offset 0x01A4 - Serial IO I2C SCL Pin Muxing Select Seriallo I2c Scl pin muxing.

UINT8 PchSerialIoI2cPadsTermination [8]

Offset 0x01C4 - PCH Seriallo I2C Pads Termination 0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up - Enable/disable Seriallo I2C0,I2C1,...

UINT8 Usb2PhyPetxiset [16]

Offset 0x01CC - USB Per Port HS Preemphasis Bias USB Per Port HS Preemphasis Bias.

UINT8 Usb2PhyTxiset [16]

Offset 0x01DC - USB Per Port HS Transmitter Bias USB Per Port HS Transmitter Bias.

• UINT8 Usb2PhyPredeemp [16]

Offset 0x01EC - USB Per Port HS Transmitter Emphasis USB Per Port HS Transmitter Emphasis.

UINT8 Usb2PhyPehalfbit [16]

Offset 0x01FC - USB Per Port Half Bit Pre-emphasis USB Per Port Half Bit Pre-emphasis.

• UINT8 Usb3HsioTxDeEmphEnable [10]

Offset 0x020C - Enable the write to USB 3.0 TX Output -3.5dB De-Emphasis Adjustment Enable the write to USB 3.0 TX Output -3.5dB De-Emphasis Adjustment.

• UINT8 Usb3HsioTxDeEmph [10]

Offset 0x0216 - USB 3.0 TX Output -3.5dB De-Emphasis Adjustment Setting USB 3.0 TX Output -3.5dB De-Emphasis Adjustment Setting, HSIO\_TX\_DWORD5[21:16], **Default = 29h** (approximately -3.5dB De-Emphasis).

UINT8 Usb3HsioTxDownscaleAmpEnable [10]

Offset 0x0220 - Enable the write to USB 3.0 TX Output Downscale Amplitude Adjustment Enable the write to USB 3.0 TX Output Downscale Amplitude Adjustment, Each value in arrary can be between 0-1.

UINT8 Usb3HsioTxDownscaleAmp [10]

Offset 0x022A - USB 3.0 TX Output Downscale Amplitude Adjustment USB 3.0 TX Output Downscale Amplitude Adjustment, HSIO\_TX\_DWORD8[21:16], **Default = 00h**.

UINT8 PchLanEnable

Offset 0x0234 - Enable LAN Enable/disable LAN controller.

UINT8 PchTsnEnable

Offset 0x0235 - Enable PCH TSN Enable/disable TSN on the PCH.

UINT8 PchHdaAudioLinkHdaEnable

Offset 0x0236 - Enable HD Audio Link Enable/disable HD Audio Link.

UINT8 PchHdaAudioLinkDmic0Enable

Offset 0x0237 - Enable HD Audio DMIC0 Link Enable/disable HD Audio DMIC0 link.

UINT8 PchHdaAudioLinkDmic1Enable

Offset 0x0238 - Enable HD Audio DMIC1 Link Enable/disable HD Audio DMIC1 link.

UINT8 PchHdaAudioLinkSsp0Enable

Offset 0x0239 - Enable HD Audio SSP0 Link Enable/disable HD Audio SSP0/I2S link.

• UINT8 PchHdaAudioLinkSsp1Enable

Offset 0x023A - Enable HD Audio SSP1 Link Enable/disable HD Audio SSP1/I2S link.

UINT8 PchHdaAudioLinkSsp2Enable

Offset 0x023B - Enable HD Audio SSP2 Link Enable/disable HD Audio SSP2/I2S link.

• UINT8 PchHdaAudioLinkSsp3Enable

Offset 0x023C - Enable HD Audio SSP3 Link Enable/disable HD Audio SSP3/I2S link.

UINT8 PchHdaAudioLinkSsp4Enable

Offset 0x023D - Enable HD Audio SSP4 Link Enable/disable HD Audio SSP4/I2S link.

• UINT8 PchHdaAudioLinkSsp5Enable

Offset 0x023E - Enable HD Audio SSP5 Link Enable/disable HD Audio SSP5/I2S link.

UINT8 PchHdaAudioLinkSndw1Enable

Offset 0x023F - Enable HD Audio SoundWire#1 Link Enable/disable HD Audio SNDW1 link.

• UINT8 PchHdaAudioLinkSndw2Enable

Offset 0x0240 - Enable HD Audio SoundWire#2 Link Enable/disable HD Audio SNDW2 link.

UINT8 PchHdaAudioLinkSndw3Enable

Offset 0x0241 - Enable HD Audio SoundWire#3 Link Enable/disable HD Audio SNDW3 link.

UINT8 PchHdaAudioLinkSndw4Enable

Offset 0x0242 - Enable HD Audio SoundWire#4 Link Enable/disable HD Audio SNDW4 link.

• UINT8 UnusedUpdSpace5

Offset 0x0243.

UINT32 PcieRpPtmMask

Offset 0x0244 - PTM for PCIE RP Mask Enable/disable Precision Time Measurement for PCIE Root Ports.

UINT32 PcieRpDpcMask

Offset 0x0248 - DPC for PCIE RP Mask Enable/disable Downstream Port Containment for PCIE Root Ports.

UINT32 PcieRpDpcExtensionsMask

Offset 0x024C - DPC Extensions PCIE RP Mask Enable/disable DPC Extensions for PCIE Root Ports.

UINT8 UsbPdoProgramming

Offset 0x0250 - USB PDO Programming Enable/disable PDO programming for USB in PEI phase.

UINT8 UnusedUpdSpace6 [3]

Offset 0x0251.

• UINT32 PmcPowerButtonDebounce

Offset 0x0254 - Power button debounce configuration Debounce time for PWRBTN in microseconds.

UINT8 PchEspiBmeMasterSlaveEnabled

Offset 0x0258 - PCH eSPI Master and Slave BME enabled PCH eSPI Master and Slave BME enabled \$EN\_DIS.

UINT8 SataRstLegacyOrom

Offset 0x0259 - PCH SATA use RST Legacy OROM Use PCH SATA RST Legacy OROM when CSM is Enabled \$EN DIS.

• UINT8 PchFivrExtV1p05RailEnabledStates

Offset 0x025A - Mask to enable the usage of external V1p05 VR rail in specific S0ix or Sx states Enable External V1p05 Rail in: BIT0:S0i1/S0i2, BIT1:S0i3, BIT2:S3, BIT3:S4, BIT5:S5.

UINT8 UnusedUpdSpace7

Offset 0x025B.

UINT16 PchFivrExtV1p05RailVoltage

Offset 0x025C - External V1P05 Voltage Value that will be used in S0i2/S0i3 states Value is given in 2.5mV increments (0=0mV, 1=2.5mV, 2=5mV...)

UINT8 PchFivrExtV1p05RaillccMax

Offset 0x025E - External V1P05 lcc Max Value Granularity of this setting is 1mA and maximal possible value is 200mA.

UINT8 PchFivrExtVnnRailEnabledStates

Offset 0x025F - Mask to enable the usage of external Vnn VR rail in specific S0ix or Sx states Enable External Vnn Rail in: BIT0:S0i1/S0i2, BIT1:S0i3, BIT2:S3, BIT3:S4, BIT5:S5.

UINT16 PchFivrExtVnnRailVoltage

Offset 0x0260 - External Vnn Voltage Value that will be used in S0ix/Sx states Value is given in 2.5mV increments (0=0mV, 1=2.5mV, 2=5mV...)

UINT8 PchFivrExtVnnRailIccMax

Offset 0x0262 - External Vnn Icc Max Value that will be used in S0ix/Sx states Granularity of this setting is 1mA and maximal possible value is 200mA.

UINT8 PchFivrExtVnnRailSxEnabledStates

Offset 0x0263 - Mask to enable the usage of external Vnn VR rail in Sx states Use only if Ext Vnn Rail config is different in Sx.

UINT16 PchFivrExtVnnRailSxVoltage

Offset 0x0264 - External Vnn Voltage Value that will be used in Sx states Use only if Ext Vnn Rail config is different in Sx.

UINT8 PchFivrExtVnnRailSxIccMax

Offset 0x0266 - External Vnn Icc Max Value that will be used in Sx states Use only if Ext Vnn Rail config is different in Sx.

UINT8 PchFivrVccinAuxLowToHighCurModeVolTranTime

Offset 0x0267 - Transition time in microseconds from Low Current Mode Voltage to High Current Mode Voltage This field has 1us resolution.

• UINT8 PchFivrVccinAuxRetToHighCurModeVolTranTime

Offset 0x0268 - Transition time in microseconds from Retention Mode Voltage to High Current Mode Voltage This field has 1us resolution.

• UINT8 PchFivrVccinAuxRetToLowCurModeVolTranTime

Offset 0x0269 - Transition time in microseconds from Retention Mode Voltage to Low Current Mode Voltage This field has 1us resolution.

UINT16 PchFivrVccinAuxOffToHighCurModeVolTranTime

Offset 0x026A - Transition time in microseconds from Off (0V) to High Current Mode Voltage This field has 1us resolution.

• UINT32 TraceHubMemBase

Offset 0x026C - Trace Hub Memory Base If Trace Hub is enabled and trace to memory is desired, BootLoader needs to allocate trace hub memory as reserved and uncacheable, set the base to ensure Trace Hub memory is configured properly.

UINT8 PmcDbgMsgEn

Offset 0x0270 - PMC Debug Message Enable When Enabled, PMC HW will send debug messages to trace hub; When Disabled, PMC HW will never send debug messages to trace hub.

UINT8 PchFivrDynPm

Offset 0x0271 - FIVR Dynamic Power Management Enable/Disable FIVR Dynamic Power Management.

UINT8 SdCardOverrideDefaultDII

Offset 0x0272 - SdCard override default DLL Enable/Disable override on default DLL values \$EN\_DIS.

UINT8 SdCardSdr50RxDelay125ps

Offset 0x0273 - SdCard SDR50 delay Value of the delay for SDR50 speed in 125ps multiple.

UINT8 SdCardDdr50RxDelay125ps

Offset 0x0274 - SdCard DDR50 delay Value of the delay for DDR50 speed in 125ps multiple.

UINT8 UnusedUpdSpace8 [3]

Offset 0x0275.

UINT32 PchHdaAudioLinkDmic0ClkAPinMux

Offset 0x0278 - DMICO ClkA Pin Muxing Determines DMICO ClkA Pin muxing.

UINT8 PchPostMemRsvd [2]

Offset 0x027C - PchPostMemRsvd Reserved for PCH Post-Mem \$EN\_DIS.

UINT8 CnviMode

Offset 0x027E - CNVi Configuration This option allows for automatic detection of Connectivity Solution.

• UINT8 CnviBtCore

Offset 0x027F - CNVi BT Core Enable/Disable CNVi BT Core, Default is ENABLE.

UINT8 CnviBtAudioOffload

Offset 0x0280 - CNVi BT Audio Offload Enable/Disable BT Audio Offload, Default is DISABLE.

• UINT8 UnusedUpdSpace9 [3]

Offset 0x0281.

UINT32 CnviRfResetPinMux

Offset 0x0284 - CNVi RF\_RESET pin muxing Select CNVi RF\_RESET# pin depending on board routing.

• UINT32 CnviClkreqPinMux

Offset 0x0288 - CNVi CLKREQ pin muxing Select CNVi CLKREQ pin depending on board routing.

UINT8 PchEspiHostC10ReportEnable

Offset 0x028C - Enable Host C10 reporting through eSPI Enable/disable Host C10 reporting to Slave via eSPI Virtual Wire.

UINT8 PmcUsb2PhySusPgEnable

Offset 0x028D - PCH USB2 PHY Power Gating enable 1: Will enable USB2 PHY SUS Well Power Gating, 0: Will not enable PG of USB2 PHY Sus Well PG \$EN DIS.

UINT8 PchUsbOverCurrentEnable

Offset 0x028E - PCH USB OverCurrent mapping enable 1: Will program USB OC pin mapping in xHCl controller memory, 0: Will clear OC pin mapping allow for NOA usage of OC pins \$EN\_DIS.

UINT8 CnviMfUart1Type

Offset 0x028F - CNVi MfUart1 Type This option configures Uart type which connects to MfUart1 0:ISH Uart0, 1←:SerialIO Uart2, 2:Uart over external pads.

• UINT8 PchEspiLgmrEnable

Offset 0x0290 - Espi Lgmr Memory Range decode This option enables or disables espi lgmr \$EN\_DIS.

UINT8 UnusedUpdSpace10 [3]

Offset 0x0291.

UINT32 PchHdaAudioLinkDmic0ClkBPinMux

Offset 0x0294 - DMIC0 ClkB Pin Muxing Determines DMIC0 ClkA Pin muxing.

UINT8 PchFivrExtV1p05RailCtrlRampTmr

Offset 0x0298 - External V1P05 Control Ramp Timer value Hold off time to be used when changing the v1p05\_ctrl for external bypass value in us.

UINT8 PchFivrExtVnnRailCtrlRampTmr

Offset 0x0299 - External VNN Control Ramp Timer value Hold off time to be used when changing the vnn\_ctrl for external bypass value in us.

UINT8 Heci3Enabled

Offset 0x029A - HECI3 state The HECI3 state from Mbp for reference in S3 path or when MbpHob is not installed.

UINT8 PchHotEnable

Offset 0x029B - PCHHOT# pin Enable PCHHOT# pin assertion when temperature is higher than PchHotLevel.

UINT8 SataLedEnable

Offset 0x029C - SATA LED SATA LED indicating SATA controller activity.

UINT8 PchPmVrAlert

Offset 0x029D - VRAlert# Pin When VRAlert# feature pin is enabled and its state is '0', the PMC requests throttling to a T3 Tstate to the PCH throttling unit.

UINT8 PchPmSlpS0VmRuntimeControl

Offset 0x029E - SLP S0 VM Dynamic Control SLP S0 Voltage Margining Runtime Control Policy.

UINT8 PchPmSlpS0Vm070VSupport

Offset 0x029F - SLP\_S0 VM 0.70V Support SLP\_S0 Voltage Margining 0.70V Support Policy.

UINT8 PchPmSlpS0Vm075VSupport

Offset 0x02A0 - SLP\_S0 VM 0.75V Support SLP\_S0 Voltage Margining 0.75V Support Policy.

UINT8 AmtEnabled

Offset 0x02A1 - AMT Switch Enable/Disable.

UINT8 WatchDog

Offset 0x02A2 - WatchDog Timer Switch Enable/Disable.

UINT8 AsfEnabled

Offset 0x02A3 - ASF Switch Enable/Disable.

UINT8 ManageabilityMode

Offset 0x02A4 - Manageability Mode set by Mebx Enable/Disable.

UINT8 FwProgress

Offset 0x02A5 - PET Progress Enable/Disable.

UINT8 AmtSolEnabled

Offset 0x02A6 - SOL Switch Enable/Disable.

UINT8 UnusedUpdSpace11

Offset 0x02A7.

UINT16 WatchDogTimerOs

Offset 0x02A8 - OS Timer 16 bits Value, Set OS watchdog timer.

UINT16 WatchDogTimerBios

Offset 0x02AA - BIOS Timer 16 bits Value, Set BIOS watchdog timer.

UINT8 RemoteAssistance

Offset 0x02AC - Remote Assistance Trigger Availablilty Enable/Disable.

UINT8 AmtKvmEnabled

Offset 0x02AD - KVM Switch Enable/Disable.

UINT8 ForcMebxSyncUp

Offset 0x02AE - KVM Switch Enable/Disable.

UINT8 PcieRpSlotImplemented [24]

Offset 0x02AF - PCH PCIe root port connection type 0: built-in device, 1:slot.

UINT8 PcieClkSrcUsage [16]

Offset 0x02C7 - Usage type for ClkSrc 0-23: PCH rootport, 0x40-0x43: PEG port, 0x70:LAN, 0x80: unspecified but in use (free running), 0xFF: not used.

• UINT8 PcieClkSrcClkReq [16]

Offset 0x02D7 - ClkReq-to-ClkSrc mapping Number of ClkReq signal assigned to ClkSrc.

UINT8 PcieRpAcsEnabled [24]

Offset 0x02E7 - PCIE RP Access Control Services Extended Capability Enable/Disable PCIE RP Access Control Services Extended Capability.

UINT8 PcieRpEnableCpm [24]

Offset 0x02FF - PCIE RP Clock Power Management Enable/Disable PCIE RP Clock Power Management, even if disabled, CLKREQ# signal can still be controlled by L1 PM substates mechanism.

UINT8 UnusedUpdSpace12 [1]

Offset 0x0317.

• UINT16 PcieRpDetectTimeoutMs [24]

Offset 0x0318 - PCIE RP Detect Timeout Ms The number of milliseconds within  $0\sim65535$  in reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

• UINT8 PmcModPhySusPgEnable

Offset 0x0348 - ModPHY SUS Power Domain Dynamic Gating Enable/Disable ModPHY SUS Power Domain Dynamic Gating.

UINT8 PmcV1p05PhyExtFetControlEn

Offset 0x0349 - V1p05-PHY supply external FET control Enable/Disable control using EXT\_PWR\_GATE# pin of external FET to power gate v1p05-PHY supply.

UINT8 PmcV1p05lsExtFetControlEn

Offset 0x034A - V1p05-IS supply external FET control Enable/Disable control using EXT\_PWR\_GATE2# pin of external FET to power gate v1p05-IS supply.

UINT8 CridEnable

Offset 0x034B - Enable/Disable SA CRID Enable: SA CRID, Disable (Default): SA CRID \$EN\_DIS.

UINT8 PavpEnable

Offset 0x034C - Enable/Disable PavpEnable Enable(Default): Enable PavpEnable, Disable: Disable PavpEnable \$← EN DIS.

UINT8 CdClock

Offset 0x034D - CdClock Frequency selection 0 (Default) Auto (Max based on reference clock frequency), 0: 307.2, 1: 312 Mhz, 2: 552 Mhz, 3: 556.8 Mhz, 4: 648 Mhz, 5: 652.8 Mhz 0xFF: Auto (Max based on reference clock frequency), 0: 307.2, 1: 312 Mhz, 2: 552 Mhz, 3: 556.8 Mhz, 4: 648 Mhz, 5: 652.8 Mhz.

UINT8 PeiGraphicsPeimInit

Offset 0x034E - Enable/Disable PeiGraphicsPeimInit Enable: Enable PeiGraphicsPeimInit, Disable(Default): Disable PeiGraphicsPeimInit \$EN DIS.

UINT8 D3HotEnable

Offset 0x034F - Enable D3 Hot in TCSS This policy will enable/disable D3 hot support in IOM \$EN\_DIS.

UINT8 GnaEnable

Offset 0x0350 - Enable or disable GNA device 0=Disable, 1(Default)=Enable \$EN\_DIS.

UINT8 X2ApicOptOut

Offset 0x0351 - State of X2APIC\_OPT\_OUT bit in the DMAR table 0=Disable/Clear, 1=Enable/Set \$EN\_DIS.

UINT8 UnusedUpdSpace13 [2]

Offset 0x0352.

UINT32 VtdBaseAddress [2]

Offset 0x0354 - Base addresses for VT-d function MMIO access Base addresses for VT-d MMIO access per VT-d engine.

UINT8 DdiPortAConfig

Offset 0x035C - Enable or disable HPD of DDI port-A device 0=Disabled,1(Default)=eDP, 2=MIPI DSI 0:Disabled, 1:eDP, 2:MIPI DSI.

UINT8 DdiPortBHpd

Offset 0x035D - Enable or disable HPD of DDI port B 0=Disable, 1(Default)=Enable \$EN DIS.

UINT8 DdiPortCHpd

Offset 0x035E - Enable or disable HPD of DDI port C 0=Disable, 1(Default)=Enable \$EN\_DIS.

UINT8 DdiPort1Hpd

Offset 0x035F - Enable or disable HPD of DDI port 1 0=Disable, 1(Default)=Enable \$EN\_DIS.

UINT8 DdiPort2Hpd

Offset 0x0360 - Enable or disable HPD of DDI port 2 0=Disable, 1(Default)=Enable \$EN\_DIS.

UINT8 DdiPort3Hpd

Offset 0x0361 - Enable or disable HPD of DDI port 3 0=Disable, 1(Default)=Enable \$EN\_DIS.

UINT8 DdiPort4Hpd

Offset 0x0362 - Enable or disable HPD of DDI port 4 0=Disable, 1(Default)=Enable \$EN\_DIS.

UINT8 DdiPortBDdc

Offset 0x0363 - Enable or disable DDC of DDI port B 0=Disable, 1(Default)=Enable \$EN\_DIS.

UINT8 DdiPortCDdc

Offset 0x0364 - Enable or disable DDC of DDI port C 0=Disable, 1(Default)=Enable \$EN\_DIS.

UINT8 DdiPort1 Ddc

Offset 0x0365 - Enable DDC setting of DDI Port 1 0=Disable, 1=DDC(Default) 0: Disable, 1: DDC.

UINT8 DdiPort2Ddc

Offset 0x0366 - Enable DDC setting of DDI Port 2 0=Disable, 1=DDC(Default) 0: Disable, 1: DDC.

UINT8 DdiPort3Ddc

Offset 0x0367 - Enable DDC setting of DDI Port 3 0=Disable, 1=DDC(Default) 0: Disable, 1: DDC.

UINT8 DdiPort4Ddc

Offset 0x0368 - Enable DDC setting of DDI Port 4 0=Disable, 1=DDC(Default) 0: Disable, 1: DDC.

UINT8 UnusedUpdSpace14 [3]

Offset 0x0369.

UINT32 lomTypeCPortPadCfg [12]

Offset 0x036C - TypeC port GPIO setting GPIO Ping number for Type C Aux Oritation setting, use the GpioPad that is defined in GpioPinsXXXH.h and GpioPinsXXXLp.h as argument.

UINT8 CpuUsb3OverCurrentPin [8]

Offset 0x039C - CPU USB3 Port Over Current Pin Describe the specific over current pin number of USBC Port N.

UINT8 D3ColdEnable

Offset 0x03A4 - Enable D3 Cold in TCSS This policy will enable/disable D3 cold support in IOM \$EN\_DIS.

• UINT8 UnusedUpdSpace15 [3]

Offset 0x03A5.

UINT32 PchHdaAudioLinkDmic0DataPinMux

Offset 0x03A8 - DMIC0 Data Pin Muxing Determines DMIC0 Data Pin muxing.

UINT8 VmdEnable

Offset 0x03AC - Enable VMD controller Enable/disable to VMD controller.

UINT8 VmdPortA

Offset 0x03AD - Enable VMD portA Support Enable/disable to VMD portA Support.

UINT8 VmdPortB

Offset 0x03AE - Enable VMD portB Support Enable/disable to VMD portB Support.

UINT8 VmdPortC

Offset 0x03AF - Enable VMD portC Support Enable/disable to VMD portC Support.

UINT8 VmdPortD

Offset 0x03B0 - Enable VMD portD Support Enable/disable to VMD portD Support.

UINT8 VmdCfgBarSz

Offset 0x03B1 - VMD Config Bar size Set The VMD Config Bar Size.

UINT8 VmdCfgBarAttr

Offset 0x03B2 - VMD Config Bar Attributes 0: VMD\_32BIT\_NONPREFETCH, 1: VMD\_64BIT\_NONPREFETCH, 2: VMD\_64BIT\_PREFETCH(Default) 0: VMD\_32BIT\_NONPREFETCH, 1: VMD\_64BIT\_NONPREFETCH, 2: VMD\_← 64BIT\_PREFETCH.

UINT8 VmdMemBarSz1

Offset 0x03B3 - VMD Mem Bar1 size Set The VMD Mem Bar1 Size.

UINT8 VmdMemBar1Attr

Offset 0x03B4 - VMD Mem Bar1 Attributes 0: VMD\_32BIT\_NONPREFETCH(Default), 1: VMD\_64BIT\_NONPREF← ETCH, 2: VMD\_64BIT\_PREFETCH 0: VMD\_32BIT\_NONPREFETCH, 1: VMD\_64BIT\_NONPREFETCH, 2: VMD← \_64BIT\_PREFETCH.

UINT8 VmdMemBarSz2

Offset 0x03B5 - VMD Mem Bar2 size Set The VMD Mem Bar2 Size.

UINT8 VmdMemBar2Attr

Offset 0x03B6 - VMD Mem Bar2 Attributes 0: VMD\_32BIT\_NONPREFETCH, 1: VMD\_64BIT\_NONPREFETCH(← Default), 2: VMD\_64BIT\_PREFETCH 0: VMD\_32BIT\_NONPREFETCH, 1: VMD\_64BIT\_NONPREFETCH, 2: VM← D 64BIT\_PREFETCH.

UINT8 PmcPdEnable

Offset 0x03B7 - Enable/Disable PMC-PD Solution This policy will enable/disable PMC-PD Solution vs EC-TCPC Solution \$EN\_DIS.

• UINT16 TcssAuxOri

Offset 0x03B8 - TCSS Aux Orientation Override Enable Bits 0, 2, ...

• UINT16 TcssHslOri

Offset 0x03BA - TCSS HSL Orientation Override Enable Bits 0, 2, ...

UINT8 UsbOverride

Offset 0x03BC - USB override in IOM This policy will enable/disable USB Connect override in IOM \$EN\_DIS.

UINT8 UsbTcPortEn

Offset 0x03BD - TCSS USB Port Enable Bits 0, 1, ...

UINT8 ITbtPcieRootPortEn [6]

Offset 0x03BE - ITBT Root Port Enable ITBT Root Port Enable, 0:Disable, 1:Enable 0:Disable, 1:Enable.

• UINT16 ITbtForcePowerOnTimeoutInMs

Offset 0x03C4 - ITBTForcePowerOn Timeout value ITBTForcePowerOn value.

UINT16 ITbtConnectTopologyTimeoutInMs

Offset 0x03C6 - ITbtConnectTopology Timeout value ITbtConnectTopologyTimeout value.

UINT8 VccSt

Offset 0x03C8 - VCCST request for IOM This policy will enable/disable VCCST and also decides if message would be replayed in S4/S5 \$EN\_DIS.

UINT8 CpuCrashLogEnable

Offset 0x03C9 - Enable/Disable CrashLog Enable(Default): Enable CPU CrashLog, Disable: Disable CPU CrashLog \$EN\_DIS.

UINT8 AesEnable

Offset 0x03CA - Advanced Encryption Standard (AES) feature Enable or Disable Advanced Encryption Standard (AES) feature; 0: Disable; 1: Enable \$EN\_DIS.

UINT8 Psi3Enable [5]

Offset 0x03CB - Power State 3 enable/disable PCODE MMIO Mailbox: Power State 3 enable/disable; 0: Disable; 1: Enable.

UINT8 Psi4Enable [5]

Offset 0x03D0 - Power State 4 enable/disable PCODE MMIO Mailbox: Power State 4 enable/disable; 0: Disable; 1: Enable.For all VR Indexes.

• UINT8 ImonSlope [5]

Offset 0x03D5 - Imon slope correction PCODE MMIO Mailbox: Imon slope correction.

• UINT8 ImonOffset [5]

Offset 0x03DA - Imon offset correction PCODE MMIO Mailbox: Imon offset correction.

• UINT8 VrConfigEnable [5]

Offset 0x03DF - Enable/Disable BIOS configuration of VR Enable/Disable BIOS configuration of VR; **0: Disable**; 1: Enable.For all VR Indexes.

• UINT8 TdcEnable [5]

Offset 0x03E4 - Thermal Design Current enable/disable PCODE MMIO Mailbox: Thermal Design Current enable/disable; 0: Disable; 1: Enable.For all VR Indexes.

UINT8 TdcTimeWindow [5]

Offset 0x03E9 - HECl3 state PCODE MMIO Mailbox: Thermal Design Current time window.

• UINT8 TdcLock [5]

Offset 0x03EE - Thermal Design Current Lock PCODE MMIO Mailbox: Thermal Design Current Lock; **0: Disable**; 1: Enable.For all VR Indexes.

UINT8 PsysSlope

Offset 0x03F3 - Platform Psys slope correction PCODE MMIO Mailbox: Platform Psys slope correction.

UINT8 PsysOffset

Offset 0x03F4 - Platform Psys offset correction PCODE MMIO Mailbox: Platform Psys offset correction.

UINT8 AcousticNoiseMitigation

Offset 0x03F5 - Acoustic Noise Mitigation feature Enable or Disable Acoustic Noise Mitigation feature.

UINT8 FastPkgCRampDisablela

Offset 0x03F6 - Disable Fast Slew Rate for Deep Package C States for VR IA domain Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled.

UINT8 SlowSlewRateForla

Offset 0x03F7 - Slew Rate configuration for Deep Package C States for VR IA domain Slew Rate configuration for Deep Package C States for VR IA domain based on Acoustic Noise Mitigation feature enabled.

UINT8 SlowSlewRateForGt

Offset 0x03F8 - Slew Rate configuration for Deep Package C States for VR GT domain Slew Rate configuration for Deep Package C States for VR GT domain based on Acoustic Noise Mitigation feature enabled.

UINT8 SlowSlewRateForSa

Offset 0x03F9 - Slew Rate configuration for Deep Package C States for VR SA domain Slew Rate configuration for Deep Package C States for VR SA domain based on Acoustic Noise Mitigation feature enabled.

• UINT16 TdcPowerLimit [5]

Offset 0x03FA - Thermal Design Current current limit PCODE MMIO Mailbox: Thermal Design Current current limit.

UINT16 AcLoadline [5]

Offset 0x0404 - AcLoadline PCODE MMIO Mailbox: AcLoadline in 1/100 mOhms (ie.

UINT16 DcLoadline [5]

Offset 0x040E - DcLoadline PCODE MMIO Mailbox: DcLoadline in 1/100 mOhms (ie.

• UINT16 Psi1Threshold [5]

Offset 0x0418 - Power State 1 Threshold current PCODE MMIO Mailbox: Power State 1 current cuttof in 1/4 Amp increments.

• UINT16 Psi2Threshold [5]

Offset 0x0422 - Power State 2 Threshold current PCODE MMIO Mailbox: Power State 2 current cuttof in 1/4 Amp increments.

UINT16 Psi3Threshold [5]

Offset 0x042C - Power State 3 Threshold current PCODE MMIO Mailbox: Power State 3 current cuttof in 1/4 Amp increments.

• UINT16 IccMax [5]

Offset 0x0436 - Icc Max limit PCODE MMIO Mailbox: VR Icc Max limit.

UINT16 VrVoltageLimit [5]

Offset 0x0440 - VR Voltage Limit PCODE MMIO Mailbox: VR Voltage Limit.

UINT8 FastPkgCRampDisableGt

Offset 0x044A - Disable Fast Slew Rate for Deep Package C States for VR GT domain Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled.

UINT8 FastPkgCRampDisableSa

Offset 0x044B - Disable Fast Slew Rate for Deep Package C States for VR SA domain Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled.

UINT8 SendVrMbxCmd

Offset 0x044C - Enable VR specific mailbox command VR specific mailbox commands.

UINT8 Reserved2

Offset 0x044D - Reserved Reserved.

UINT8 TxtEnable

Offset 0x044E - Enable or Disable TXT Enable or Disable TXT; 0: Disable; 1: Enable.

UINT8 SkipMpInit

Offset 0x044F - Skip Multi-Processor Initialization When this is skipped, boot loader must initialize processors before SilicionInit API.

UINT16 FivrRfiFrequency

Offset 0x0450 - FIVR RFI Frequency PCODE MMIO Mailbox: Set the desired RFI frequency, in increments of 100KHz.

UINT8 FivrSpreadSpectrum

Offset 0x0452 - FIVR RFI Spread Spectrum PCODE MMIO Mailbox: FIVR RFI Spread Spectrum, in 0.1% increments.

UINT8 FastPkgCRampDisableFivr

Offset 0x0453 - Disable Fast Slew Rate for Deep Package C States for VR FIVR domain Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled.

UINT8 SlowSlewRateForFivr

Offset 0x0454 - Slew Rate configuration for Deep Package C States for VR FIVR domain Slew Rate configuration for Deep Package C States for VR FIVR domain based on Acoustic Noise Mitigation feature enabled.

UINT8 UnusedUpdSpace16 [3]

Offset 0x0455.

UINT32 CpuBistData

Offset 0x0458 - CpuBistData Pointer CPU BIST Data.

UINT8 PpinSupport

Offset 0x045C - PpinSupport to view Protected Processor Inventory Number Enable or Disable or Auto (Based on End of Manufacturing flag.

UINT8 EnableMinVoltageOverride

Offset 0x045D - Enable or Disable Minimum Voltage Override Enable or disable Minimum Voltage overrides; 0: Disable; 1: Enable.

UINT16 MinVoltageRuntime

Offset 0x045E - Min Voltage for Runtime PCODE MMIO Mailbox: Minimum voltage for runtime.

UINT16 MinVoltageC8

Offset 0x0460 - Min Voltage for C8 PCODE MMIO Mailbox: Minimum voltage for C8.

UINT8 ReservedCpuPostMemProduction [8]

Offset 0x0462 - ReservedCpuPostMemProduction Reserved for CPU Post-Mem Production \$EN\_DIS.

UINT8 PchPwrOptEnable

Offset 0x046A - Enable Power Optimizer Enable DMI Power Optimizer on PCH side.

• UINT8 PchWriteProtectionEnable [5]

Offset 0x046B - PCH Flash Protection Ranges Write Enble Write or erase is blocked by hardware.

UINT8 PchReadProtectionEnable [5]

Offset 0x0470 - PCH Flash Protection Ranges Read Enble Read is blocked by hardware.

UINT8 UnusedUpdSpace17 [1]

Offset 0x0475.

• UINT16 PchProtectedRangeLimit [5]

Offset 0x0476 - PCH Protect Range Limit Left shifted address by 12 bits with address bits 11:0 are assumed to be FFFh for limit comparison.

• UINT16 PchProtectedRangeBase [5]

Offset 0x0480 - PCH Protect Range Base Left shifted address by 12 bits with address bits 11:0 are assumed to be 0.

• UINT8 PchHdaPme

Offset 0x048A - Enable Pme Enable Azalia wake-on-ring.

UINT8 PchHdaVcType

Offset 0x048B - VC Type Virtual Channel Type Select: 0: VC0, 1: VC1.

UINT8 PchHdaLinkFrequency

Offset 0x048C - HD Audio Link Frequency HDA Link Freq (PCH\_HDAUDIO\_LINK\_FREQUENCY enum): 0: 6MHz, 1: 12MHz, 2: 24MHz.

UINT8 PchHdalDispLinkFrequency

Offset 0x048D - iDisp-Link Frequency iDisp-Link Freq (PCH\_HDAUDIO\_LINK\_FREQUENCY enum): 4: 96MHz, 3: 48MHz.

• UINT8 PchHdalDispLinkTmode

Offset 0x048E - iDisp-Link T-mode iDisp-Link T-Mode (PCH\_HDAUDIO\_IDISP\_TMODE enum): 0: 2T, 2: 4T, 3: 8T, 4: 16T 0: 2T, 2: 4T, 3: 8T, 4: 16T.

UINT8 PchHdaDspUaaCompliance

Offset 0x048F - Universal Audio Architecture compliance for DSP enabled system 0: Not-UAA Compliant (Intel SST driver supported only), 1: UAA Compliant (HDA Inbox driver or SST driver supported).

UINT8 PchHdalDispCodecDisconnect

Offset 0x0490 - iDisplay Audio Codec disconnection 0: Not disconnected, enumerable, 1: Disconnected SDI, not enumerable.

UINT8 PchlshSpiCs0Enable [1]

Offset 0x0491 - Enable PCH ISH SPI Cs0 pins assigned Set if ISH SPI Cs0 pins are to be enabled by BIOS.

UINT8 UnusedUpdSpace18 [2]

Offset 0x0492.

UINT32 PchHdaAudioLinkDmic1ClkAPinMux

Offset 0x0494 - DMIC1 ClkA Pin Muxing Determines DMIC1 ClkA RstA Pin muxing.

UINT32 PchHdaAudioLinkDmic1ClkBPinMux

Offset 0x0498 - DMIC1 Data Pin Muxing Determines DMIC1 Data Pin muxing.

UINT32 PchHdaAudioLinkDmic1DataPinMux

Offset 0x049C - DMIC1 Data Pin Muxing Determines DMIC0 Data Pin muxing.

UINT8 PchloApicEntry24\_119

Offset 0x04A0 - Enable PCH lo Apic Entry 24-119 0: Disable; 1: Enable.

UINT8 PchloApicId

Offset 0x04A1 - PCH Io Apic ID This member determines IOAPIC ID.

UINT8 PchlshSpiEnable [1]

Offset 0x04A2 - Enable PCH ISH SPI pins assigned Set if ISH SPI native pins are to be enabled by BIOS.

• UINT8 PchlshUartEnable [2]

Offset 0x04A3 - Enable PCH ISH UART pins assigned Set if ISH UART native pins are to be enabled by BIOS.

UINT8 Pchlshl2cEnable [3]

Offset 0x04A5 - Enable PCH ISH I2C pins assigned Set if ISH I2C native pins are to be enabled by BIOS.

UINT8 PchlshGpEnable [8]

Offset 0x04A8 - Enable PCH ISH GP pins assigned Set if ISH GP native pins are to be enabled by BIOS.

UINT8 PchlshPdtUnlock

Offset 0x04B0 - PCH ISH PDT Unlock Msg 0: False; 1: True.

UINT8 PchOsel2sEnable [2]

Offset 0x04B1 - Enable PCH OSE I2S pins assigned Set if OSE I2S native pins are to be enabled by BIOS.

UINT8 PchOsePwmEnable

Offset 0x04B3 - Enable PCH OSE PWM pins assigned Set if OSE PWM native pins are to be enabled by BIOS.

UINT8 PchOseUartEnable [6]

Offset 0x04B4 - Enable PCH OSE UART pins assigned Set if OSE UART native pins are to be enabled by BIOS.

UINT8 PchOseHsuartEnable [4]

Offset 0x04BA - Enable PCH OSE HSUART pins assigned Set if OSE HSUART native pins are to be enabled by BIOS.

UINT8 PchOseQepEnable [4]

Offset 0x04BE - Enable PCH OSE QEP pins assigned Set if OSE QEP native pins are to be enabled by BIOS.

• UINT8 PchOsel2cEnable [8]

Offset 0x04C2 - Enable PCH OSE I2C pins assigned Set if OSE I2C native pins are to be enabled by BIOS.

• UINT8 PchOseSpiEnable [4]

Offset 0x04CA - Enable PCH OSE SPI pins assigned Set if OSE SPI native pins are to be enabled by BIOS.

UINT8 PchOseSpiCs0Enable [4]

Offset 0x04CE - Enable PCH OSE SPI CS0 pins assigned Set if OSE SPI CS0 pins are to be enabled by BIOS.

UINT8 PchOseAdcEnable

Offset 0x04D2 - Enable PCH OSE ADC pins assigned Set if OSE ADC native pins are to be enabled by BIOS.

• UINT8 PchOseCanEnable [2]

Offset 0x04D3 - Enable PCH OSE CAN pins assigned Set if OSE CAN native pins are to be enabled by BIOS.

UINT8 PchOseTimedGpioEnable [2]

Offset 0x04D5 - Enable PCH OSE Timed GPIO pins assigned Set if OSE Timed GPIO native pins are to be enabled by BIOS.

• UINT8 PchOseTimedGpioPinAllocation [2]

Offset 0x04D7 - Enable PCH OSE Timed GPIO 20 pins allocation Allocate 20 pins for PCH OSE Timed GPIO.

UINT8 PchOseTimedGpioPinEnable [60]

Offset 0x04D9 - Enable PCH OSE Timed GPIO Pin to OSE TGPIO native function Set TGPIO pin to OSE TGPIO native function.

UINT8 PchLanLtrEnable

Offset 0x0515 - Enable PCH Lan LTR capabilty of PCH internal LAN 0: Disable; 1: Enable.

UINT8 PchLockDownBiosLock

Offset 0x0516 - Enable LOCKDOWN BIOS LOCK Enable the BIOS Lock feature and set EISS bit (D31:F5:RegD← Ch[5]) for the BIOS region protection.

UINT8 PchCrid

Offset 0x0517 - PCH Compatibility Revision ID This member describes whether or not the CRID feature of PCH should be enabled.

UINT8 RtcBiosInterfaceLock

Offset 0x0518 - RTC BIOS Interface Lock Enable RTC BIOS interface lock.

UINT8 RtcMemoryLock

Offset 0x0519 - RTC Cmos Memory Lock Enable RTC lower and upper 128 byte Lock bits to lock Bytes 38h-3Fh in the upper and and lower 128-byte bank of RTC RAM.

UINT8 PcieRpHotPlug [24]

Offset 0x051A - Enable PCIE RP HotPlug Indicate whether the root port is hot plug available.

UINT8 PcieRpPmSci [24]

Offset 0x0532 - Enable PCIE RP Pm Sci Indicate whether the root port power manager SCI is enabled.

UINT8 PcieRpExtSync [24]

Offset 0x054A - Enable PCIE RP Ext Sync Indicate whether the extended synch is enabled.

UINT8 PcieRpTransmitterHalfSwing [24]

Offset 0x0562 - Enable PCIE RP Transmitter Half Swing Indicate whether the Transmitter Half Swing is enabled.

• UINT8 PcieRpClkReqDetect [24]

Offset 0x057A - Enable PCIE RP Clk Req Detect Probe CLKREQ# signal before enabling CLKREQ# based power management.

UINT8 PcieRpAdvancedErrorReporting [24]

Offset 0x0592 - PCIE RP Advanced Error Report Indicate whether the Advanced Error Reporting is enabled.

UINT8 PcieRpUnsupportedRequestReport [24]

Offset 0x05AA - PCIE RP Unsupported Request Report Indicate whether the Unsupported Request Report is enabled.

UINT8 PcieRpFatalErrorReport [24]

Offset 0x05C2 - PCIE RP Fatal Error Report Indicate whether the Fatal Error Report is enabled.

UINT8 PcieRpNoFatalErrorReport [24]

Offset 0x05DA - PCIE RP No Fatal Error Report Indicate whether the No Fatal Error Report is enabled.

UINT8 PcieRpCorrectableErrorReport [24]

Offset 0x05F2 - PCIE RP Correctable Error Report Indicate whether the Correctable Error Report is enabled.

UINT8 PcieRpSystemErrorOnFatalError [24]

Offset 0x060A - PCIE RP System Error On Fatal Error Indicate whether the System Error on Fatal Error is enabled.

UINT8 PcieRpSystemErrorOnNonFatalError [24]

Offset 0x0622 - PCIE RP System Error On Non Fatal Error Indicate whether the System Error on Non Fatal Error is enabled.

# UINT8 PcieRpSystemErrorOnCorrectableError [24]

Offset 0x063A - PCIE RP System Error On Correctable Error Indicate whether the System Error on Correctable Error is enabled.

UINT8 PcieRpMaxPayload [24]

Offset 0x0652 - PCIE RP Max Payload Max Payload Size supported, Default 128B, see enum PCH\_PCIE\_MAX\_← PAYLOAD.

• UINT8 ThcPort0Assignment

Offset 0x066A - Touch Host Controller Port 0 Assignment Assign THC Port 0 0x0:ThcAssignmentNone, 0x1:Thc← AssignmentThc0.

UINT8 ThcPort0ReadFrequency

Offset 0x066B - Touch Host Controller Port 0 ReadFrequency Set THC Port 0 Read Frequency (THC\_PORT\_F← REQUENCY enum): 0:2p1MHz,1:2p5Mz,2:3Mz,3:3p75Mz,4:5MHz,5:7p5MHz,6:15MHz,7:17MHz,8:20MHz,9:24M← Hz,10:30MHz 0:2p1MHz,1:2p5Mz,2:3Mz,3:3p75Mz,4:5MHz,5:7p5MHz,6:15MHz,7:17MHz,8:20MHz,9:24MHz,10← :30MHz.

UINT8 ThcPort0WriteFrequency

Offset 0x066C - Touch Host Controller Port 0 WriteFrequency Set THC Port 0 Write Frequency (THC\_PORT\_F REQUENCY enum): 0:2p1MHz,1:2p5Mz,2:3Mz,3:3p75Mz,4:5MHz,5:7p5MHz,6:15MHz,7:17MHz,8:20MHz,9:24M + Hz,10:30MHz 0:2p1MHz,1:2p5Mz,2:3Mz,3:3p75Mz,4:5MHz,5:7p5MHz,6:15MHz,7:17MHz,8:20MHz,9:24MHz,10 + :30MHz

UINT8 UnusedUpdSpace19 [3]

Offset 0x066D.

UINT32 ThcPort0InterruptPinMuxing

Offset 0x0670 - THC Port 0 Interrupt Pin Mux Set THC Port 0 Pin Muxing Value if signal can be enabled on multiple pads.

UINT8 ThcPort1Assignment

Offset 0x0674 - Touch Host Controller Port 1 Assignment Assign THC Port 1 0x0:ThcAssignmentNone, 0x1:Thc← Port1AssignmentThc0, 0x2:ThcAssignmentThc1.

UINT8 ThcPort1ReadFrequency

Offset 0x0675 - Touch Host Controller Port 1 ReadFrequency Set THC Port 1 Read Frequency (THC\_PORT\_F $\leftarrow$  REQUENCY enum): 0:2p1MHz,1:2p5Mz,2:3Mz,3:3p75Mz,4:5MHz,5:7p5MHz,6:15MHz,7:17MHz,8:20MHz,9:24M $\leftarrow$  Hz,10:30MHz 0:2p1MHz,1:2p5Mz,2:3Mz,3:3p75Mz,4:5MHz,5:7p5MHz,6:15MHz,7:17MHz,8:20MHz,9:24MHz,10 $\leftrightarrow$  :30MHz.

UINT8 ThcPort1WriteFrequency

Offset 0x0676 - Touch Host Controller Port 1 WriteFrequency Set THC Port 1 Write Frequency (THC\_PORT\_F $\leftarrow$  REQUENCY enum):  $0:2p1MHz,1:2p5Mz,2:3Mz,3:3p75Mz,4:5MHz,5:7p5MHz,6:15MHz,7:17MHz,8:20MHz,9:24M<math>\leftarrow$  Hz,10:30MHz  $0:2p1MHz,1:2p5Mz,2:3Mz,3:3p75Mz,4:5MHz,5:7p5MHz,6:15MHz,7:17MHz,8:20MHz,9:24MHz,10<math>\leftarrow$  :30MHz.

• UINT8 UnusedUpdSpace20

Offset 0x0677.

UINT32 ThcPort1InterruptPinMuxing

Offset 0x0678 - THC Port 1 Interrupt Pin Mux Set THC Port 1 Pin Muxing Value if signal can be enabled on multiple pads.

UINT8 PcieRpPcieSpeed [24]

Offset 0x067C - PCIE RP Pcie Speed Determines each PCIE Port speed capability.

UINT8 PcieRpGen3EqPh3Method [24]

Offset 0x0694 - PCIE RP Gen3 Equalization Phase Method PCIe Gen3 Eq Ph3 Method (see PCH\_PCIE\_EQ\_ME← THOD).

UINT8 PcieRpPhysicalSlotNumber [24]

Offset 0x06AC - PCIE RP Physical Slot Number Indicates the slot number for the root port.

UINT8 PcieRpCompletionTimeout [24]

Offset 0x06C4 - PCIE RP Completion Timeout The root port completion timeout(see: PCH\_PCIE\_COMPLETION← \_TIMEOUT).

UINT8 PcieRpAspm [24]

Offset 0x06DC - PCIE RP Aspm The ASPM configuration of the root port (see: PCH\_PCIE\_ASPM\_CONTROL).

UINT8 PcieRpL1Substates [24]

Offset 0x06F4 - PCIE RP L1 Substates The L1 Substates configuration of the root port (see: PCH\_PCIE\_L1SUB← STATES\_CONTROL).

UINT8 PcieRpLtrEnable [24]

Offset 0x070C - PCIE RP Ltr Enable Latency Tolerance Reporting Mechanism.

UINT8 PcieRpLtrConfigLock [24]

Offset 0x0724 - PCIE RP Ltr Config Lock 0: Disable; 1: Enable.

• UINT8 PcieEqPh3LaneParamCm [24]

Offset 0x073C - PCIE Eq Ph3 Lane Param Cm PCH PCIE EQ LANE PARAM.

UINT8 PcieEqPh3LaneParamCp [24]

Offset 0x0754 - PCIE Eq Ph3 Lane Param Cp PCH\_PCIE\_EQ\_LANE\_PARAM.

UINT8 PcieSwEqCoeffListCm [5]

Offset 0x076C - PCIE Sw Eq CoeffList Cm PCH\_PCIE\_EQ\_PARAM.

UINT8 PcieSwEqCoeffListCp [5]

Offset 0x0771 - PCIE Sw Eq CoeffList Cp PCH\_PCIE\_EQ\_PARAM.

UINT8 PcieDisableRootPortClockGating

Offset 0x0776 - PCIE Disable RootPort Clock Gating Describes whether the PCI Express Clock Gating for each root port is enabled by platform modules.

• UINT8 PcieEnablePeerMemoryWrite

Offset 0x0777 - PCIE Enable Peer Memory Write This member describes whether Peer Memory Writes are enabled on the platform.

UINT8 PcieComplianceTestMode

Offset 0x0778 - PCIE Compliance Test Mode Compliance Test Mode shall be enabled when using Compliance Load Board.

• UINT8 PcieRpFunctionSwap

Offset 0x0779 - PCIE Rp Function Swap Allows BIOS to use root port function number swapping when root port of function 0 is disabled.

UINT8 SaPcieGen3ProgramStaticEq

Offset 0x077A - Enable/Disable PEG GEN3 Static EQ Phase1 programming Program Gen3 EQ Phase1 Static Presets.

UINT8 SaPcieGen4ProgramStaticEq

Offset 0x077B - Enable/Disable GEN4 Static EQ Phase1 programming Program Gen4 EQ Phase1 Static Presets.

UINT8 PchPmPmeB0S5Dis

Offset 0x077C - PCH Pm PME\_B0\_S5\_DIS When cleared (default), wake events from PME\_B0\_STS are allowed in S5 if PME\_B0\_EN = 1.

UINT8 PcieRpImrEnabled

Offset 0x077D - PCIE IMR Enables Isolated Memory Region for PCIe.

• UINT8 PcieRpImrSelection

Offset 0x077E - PCIE IMR port number Selects PCIE root port number for IMR feature.

• UINT8 PchPmWolEnableOverride

Offset 0x077F - PCH Pm Wol Enable Override Corresponds to the WOL Enable Override bit in the General PM Configuration B (GEN\_PMCON\_B) register.

UINT8 PchPmPcieWakeFromDeepSx

Offset 0x0780 - PCH Pm Pcie Wake From DeepSx Determine if enable PCIe to wake from deep Sx.

• UINT8 PchPmWoWlanEnable

Offset 0x0781 - PCH Pm WoW Ian Enable Determine if WLAN wake from Sx, corresponds to the HOST\_WLAN\_P← P\_EN bit in the PWRM\_CFG3 register.

UINT8 PchPmWoWlanDeepSxEnable

Offset 0x0782 - PCH Pm WoW lan DeepSx Enable Determine if WLAN wake from DeepSx, corresponds to the DSX\_WLAN\_PP\_EN bit in the PWRM\_CFG3 register.

UINT8 PchPmLanWakeFromDeepSx

Offset 0x0783 - PCH Pm Lan Wake From DeepSx Determine if enable LAN to wake from deep Sx.

• UINT8 PchPmDeepSxPol

Offset 0x0784 - PCH Pm Deep Sx Pol Deep Sx Policy.

UINT8 PchPmSlpS3MinAssert

Offset 0x0785 - PCH Pm Slp S3 Min Assert SLP\_S3 Minimum Assertion Width Policy.

UINT8 PchPmSlpS4MinAssert

Offset 0x0786 - PCH Pm Slp S4 Min Assert SLP\_S4 Minimum Assertion Width Policy.

UINT8 PchPmSlpSusMinAssert

Offset 0x0787 - PCH Pm Slp Sus Min Assert SLP\_SUS Minimum Assertion Width Policy.

UINT8 PchPmSlpAMinAssert

Offset 0x0788 - PCH Pm Slp A Min Assert SLP\_A Minimum Assertion Width Policy.

• UINT8 SlpS0Override

Offset 0x0789 - SLP\_S0# Override Enabled will toggle SLP\_S0# assertion Disabled will enable SLP S0# assertion when debug is enabled.

UINT8 SlpS0DisQForDebug

Offset 0x078A - S0ix Override Settings 'No Change' will keep PMC BWG settings.

UINT8 PchEnableDbcObs

Offset 0x078B - USB Overcurrent Override for DbC This option overrides USB Over Current enablement state that USB OC will be disabled after enabling this option.

UINT8 PchPmSlpStrchSusUp

Offset 0x078C - PCH Pm Slp Strch Sus Up Enable SLP\_X Stretching After SUS Well Power Up.

UINT8 PchPmSlpLanLowDc

Offset 0x078D - PCH Pm Slp Lan Low Dc Enable/Disable SLP\_LAN# Low on DC Power.

UINT8 PchPmPwrBtnOverridePeriod

Offset 0x078E - PCH Pm Pwr Btn Override Period PCH power button override period.

UINT8 PchPmDisableDsxAcPresentPulldown

Offset 0x078F - PCH Pm Disable Dsx Ac Present Pulldown When Disable, PCH will internal pull down AC\_PRESENT in deep SX and during G3 exit.

UINT8 PchPmDisableNativePowerButton

Offset 0x0790 - PCH Pm Disable Native Power Button Power button native mode disable.

• UINT8 PchPmSlpS0Enable

Offset 0x0791 - PCH Pm Slp S0 Enable Indicates whether SLP\_S0# is to be asserted when PCH reaches idle state.

UINT8 PchPmMeWakeSts

Offset 0x0792 - PCH Pm ME\_WAKE\_STS Clear the ME\_WAKE\_STS bit in the Power and Reset Status (PRSTS) register.

• UINT8 PchPmWolOvrWkSts

Offset 0x0793 - PCH Pm WOL\_OVR\_WK\_STS Clear the WOL\_OVR\_WK\_STS bit in the Power and Reset Status (PRSTS) register.

• UINT8 PchPmPwrCycDur

Offset 0x0794 - PCH Pm Reset Power Cycle Duration Could be customized in the unit of second.

UINT8 PchPmPciePllSsc

Offset 0x0795 - PCH Pm Pcie Pll Ssc Specifies the Pcie Pll Spread Spectrum Percentage.

UINT8 SataPwrOptEnable

Offset 0x0796 - PCH Sata Pwr Opt Enable SATA Power Optimizer on PCH side.

UINT8 EsataSpeedLimit

Offset 0x0797 - PCH Sata eSATA Speed Limit When enabled, BIOS will configure the PxSCTL.SPD to 2 to limit the eSATA port speed.

UINT8 SataSpeedLimit

Offset 0x0798 - PCH Sata Speed Limit Indicates the maximum speed the SATA controller can support 0h: Pch← SataSpeedDefault.

• UINT8 SataPortsHotPlug [8]

Offset 0x0799 - Enable SATA Port HotPlug Enable SATA Port HotPlug.

UINT8 SataPortsInterlockSw [8]

Offset 0x07A1 - Enable SATA Port Interlock Sw Enable SATA Port Interlock Sw.

• UINT8 SataPortsExternal [8]

Offset 0x07A9 - Enable SATA Port External Enable SATA Port External.

UINT8 SataPortsSpinUp [8]

Offset 0x07B1 - Enable SATA Port SpinUp Enable the COMRESET initialization Sequence to the device.

UINT8 SataPortsSolidStateDrive [8]

Offset 0x07B9 - Enable SATA Port Solid State Drive 0: HDD; 1: SSD.

• UINT8 SataPortsEnableDitoConfig [8]

Offset 0x07C1 - Enable SATA Port Enable Dito Config Enable DEVSLP Idle Timeout settings (DmVal, DitoVal).

UINT8 SataPortsDmVal [8]

Offset 0x07C9 - Enable SATA Port DmVal DITO multiplier.

UINT8 UnusedUpdSpace21 [1]

Offset 0x07D1.

• UINT16 SataPortsDitoVal [8]

Offset 0x07D2 - Enable SATA Port DmVal DEVSLP Idle Timeout (DITO), Default is 625.

UINT8 SataPortsZpOdd [8]

Offset 0x07E2 - Enable SATA Port ZpOdd Support zero power ODD.

UINT8 SataRstRaidDeviceId

Offset 0x07EA - PCH Sata Rst Raid Alternate Id Enable RAID Alternate ID.

UINT8 SataRstRaid0

Offset 0x07EB - PCH Sata Rst Raid0 RAID0.

UINT8 SataRstRaid1

Offset 0x07EC - PCH Sata Rst Raid1 RAID1.

UINT8 SataRstRaid10

Offset 0x07ED - PCH Sata Rst Raid10 RAID10.

UINT8 SataRstRaid5

Offset 0x07EE - PCH Sata Rst Raid5 RAID5.

UINT8 SataRstIrrt

Offset 0x07EF - PCH Sata Rst Irrt Intel Rapid Recovery Technology.

UINT8 SataRstOromUiBanner

Offset 0x07F0 - PCH Sata Rst Orom Ui Banner OROM UI and BANNER.

UINT8 SataRstOromUiDelay

Offset 0x07F1 - PCH Sata Rst Orom Ui Delay 00b: 2 secs; 01b: 4 secs; 10b: 6 secs; 11: 8 secs (see: PCH\_SATA ← \_ OROM\_DELAY).

UINT8 SataRstHddUnlock

Offset 0x07F2 - PCH Sata Rst Hdd Unlock Indicates that the HDD password unlock in the OS is enabled.

UINT8 SataRstLedLocate

Offset 0x07F3 - PCH Sata Rst Led Locate Indicates that the LED/SGPIO hardware is attached and ping to locate feature is enabled on the OS.

UINT8 SataRstIrrtOnly

Offset 0x07F4 - PCH Sata Rst Irrt Only Allow only IRRT drives to span internal and external ports.

UINT8 SataRstSmartStorage

Offset 0x07F5 - PCH Sata Rst Smart Storage RST Smart Storage caching Bit.

UINT8 SataRstPcieEnable [3]

Offset 0x07F6 - PCH Sata Rst Pcie Storage Remap enable Enable Intel RST for PCIe Storage remapping.

UINT8 SataRstPcieStoragePort [3]

Offset 0x07F9 - PCH Sata Rst Pcie Storage Port Intel RST for PCle Storage remapping - PCle Port Selection (1-based, 0 = autodetect).

• UINT8 SataRstPcieDeviceResetDelay [3]

Offset 0x07FC - PCH Sata Rst Pcie Device Reset Delay PCIe Storage Device Reset Delay in milliseconds.

UINT8 UfsEnable [2]

Offset 0x07FF - UFS enable/disable PCIe Storage Device Reset Delay in milliseconds.

• UINT8 PchScsEmmcUseDIIValuesFromPolicy

Offset 0x0801 - Use HS400 DLL values from policy Set if FSP should use HS400 DLL values from policy \$EN\_DIS.

UINT8 PchScsEmmcHs400RxDataDllValue

Offset 0x0802 - HS400 Rx data path DLL value Set to the desired value of Rx data path delay.

UINT8 PchScsEmmcHs400TxDataDllValue

Offset 0x0803 - HS400 Tx data path DLL value Set to the desired value of the Tx data path delay.

UINT8 SdCardPowerEnableActiveHigh

Offset 0x0804 - SdCard power enable polarity Choose SD\_PWREN# polarity 0: Active low, 1: Active high.

UINT8 PchStartFramePulse

Offset 0x0805 - Start Frame Pulse Width Start Frame Pulse Width, 0: PchSfpw4Clk, 1: PchSfpw6Clk, 2: PchSfpw8←Clk.

• UINT8 lehMode

Offset 0x0806 - IEH Mode Integrated Error Handler Mode, 0: Bypass, 1: Enable 0: Bypass, 1:Enable.

UINT8 UnusedUpdSpace22

Offset 0x0807.

UINT16 PchT0Level

Offset 0x0808 - Thermal Throttling Custimized T0Level Value Custimized T0Level value.

UINT16 PchT1Level

Offset 0x080A - Thermal Throttling Custimized T1Level Value Custimized T1Level value.

UINT16 PchT2Level

Offset 0x080C - Thermal Throttling Custimized T2Level Value Custimized T2Level value.

UINT8 PchTTEnable

Offset 0x080E - Enable The Thermal Throttle Enable the thermal throttle function.

UINT8 PchTTState13Enable

Offset 0x080F - PMSync State 13 When set to 1 and the programmed GPIO pin is a 1, then PMSync state 13 will force at least T2 state.

UINT8 PchTTLock

Offset 0x0810 - Thermal Throttle Lock Thermal Throttle Lock.

UINT8 TTSuggestedSetting

Offset 0x0811 - Thermal Throttling Suggested Setting Thermal Throttling Suggested Setting.

UINT8 TTCrossThrottling

Offset 0x0812 - Enable PCH Cross Throttling Enable/Disable PCH Cross Throttling \$EN DIS.

• UINT8 PchDmiTsawEn

Offset 0x0813 - DMI Thermal Sensor Autonomous Width Enable DMI Thermal Sensor Autonomous Width Enable.

UINT8 DmiSuggestedSetting

Offset 0x0814 - DMI Thermal Sensor Suggested Setting DMT thermal sensor suggested representative values.

UINT8 DmiTS0TW

Offset 0x0815 - Thermal Sensor 0 Target Width Thermal Sensor 0 Target Width.

UINT8 DmiTS1TW

Offset 0x0816 - Thermal Sensor 1 Target Width Thermal Sensor 1 Target Width.

UINT8 DmiTS2TW

Offset 0x0817 - Thermal Sensor 2 Target Width Thermal Sensor 2 Target Width.

UINT8 DmiTS3TW

Offset 0x0818 - Thermal Sensor 3 Target Width Thermal Sensor 3 Target Width.

UINT8 SataP0T1M

Offset 0x0819 - Port 0 T1 Multipler Port 0 T1 Multipler.

UINT8 SataP0T2M

Offset 0x081A - Port 0 T2 Multipler Port 0 T2 Multipler.

UINT8 SataP0T3M

Offset 0x081B - Port 0 T3 Multipler Port 0 T3 Multipler.

UINT8 SataP0TDisp

Offset 0x081C - Port 0 Tdispatch Port 0 Tdispatch.

UINT8 SataP1T1M

Offset 0x081D - Port 1 T1 Multipler Port 1 T1 Multipler.

UINT8 SataP1T2M

Offset 0x081E - Port 1 T2 Multipler Port 1 T2 Multipler.

UINT8 SataP1T3M

Offset 0x081F - Port 1 T3 Multipler Port 1 T3 Multipler.

UINT8 SataP1TDisp

Offset 0x0820 - Port 1 Tdispatch Port 1 Tdispatch.

UINT8 SataP0Tinact

Offset 0x0821 - Port 0 Tinactive Port 0 Tinactive.

UINT8 SataP0TDispFinit

Offset 0x0822 - Port 0 Alternate Fast Init Tdispatch Port 0 Alternate Fast Init Tdispatch.

UINT8 SataP1Tinact

Offset 0x0823 - Port 1 Tinactive Port 1 Tinactive.

UINT8 SataP1TDispFinit

Offset 0x0824 - Port 1 Alternate Fast Init Tdispatch Port 1 Alternate Fast Init Tdispatch.

UINT8 SataThermalSuggestedSetting

Offset 0x0825 - Sata Thermal Throttling Suggested Setting Sata Thermal Throttling Suggested Setting.

UINT8 PchMemoryThrottlingEnable

Offset 0x0826 - Enable Memory Thermal Throttling Enable Memory Thermal Throttling.

UINT8 PchMemoryPmsyncEnable [2]

Offset 0x0827 - Memory Thermal Throttling Enable Memory Thermal Throttling.

UINT8 PchMemoryC0TransmitEnable [2]

Offset 0x0829 - Enable Memory Thermal Throttling Enable Memory Thermal Throttling.

UINT8 PchMemoryPinSelection [2]

Offset 0x082B - Enable Memory Thermal Throttling Enable Memory Thermal Throttling.

UINT8 UnusedUpdSpace23

Offset 0x082D.

UINT16 PchTemperatureHotLevel

Offset 0x082E - Thermal Device Temperature Decides the temperature.

UINT8 PchEnableComplianceMode

Offset 0x0830 - Enable xHCl Compliance Mode Compliance Mode can be enabled for testing through this option but this is disabled by default.

UINT8 Usb2OverCurrentPin [16]

Offset 0x0831 - USB2 Port Over Current Pin Describe the specific over current pin number of USB 2.0 Port N.

UINT8 Usb3OverCurrentPin [10]

Offset 0x0841 - USB3 Port Over Current Pin Describe the specific over current pin number of USB 3.0 Port N.

UINT8 Enable8254ClockGating

Offset 0x084B - Enable 8254 Static Clock Gating Set 8254CGE=1 is required for SLP\_S0 support.

UINT8 SataRstOptaneMemory

Offset 0x084C - PCH Sata Rst Optane Memory Optane Memory \$EN\_DIS.

UINT8 SataRstCpuAttachedStorage

Offset 0x084D - PCH Sata Rst CPU Attached Storage CPU Attached Storage \$EN\_DIS.

UINT8 UnusedUpdSpace24 [2]

Offset 0x084E.

UINT32 PchPcieDeviceOverrideTablePtr

Offset 0x0850 - Pch PCIE device override table pointer The PCIe device table is being used to override PCIe device ASPM settings.

UINT8 EnableTcoTimer

Offset 0x0854 - Enable TCO timer.

• UINT8 EnableTimedGPIO0

Offset 0x0855 - Enable Timed GPIO 0.

UINT8 EnableTimedGPIO1

Offset 0x0856 - Enable Timed GPIO 1.

UINT8 UnusedUpdSpace25 [1]

Offset 0x0857.

UINT64 BgpdtHash [4]

Offset 0x0858 - BgpdtHash[4] BgpdtHash values.

UINT32 BiosGuardAttr

Offset 0x0878 - BiosGuardAttr BiosGuardAttr default values.

UINT8 UnusedUpdSpace26 [4]

Offset 0x087C.

UINT64 BiosGuardModulePtr

Offset 0x0880 - BiosGuardModulePtr BiosGuardModulePtr default values.

UINT64 SendEcCmd

Offset 0x0888 - SendEcCmd SendEcCmd function pointer.

UINT8 EcCmdProvisionEav

Offset 0x0890 - EcCmdProvisionEav Ephemeral Authorization Value default values.

UINT8 EcCmdLock

Offset 0x0891 - EcCmdLock EcCmdLock default values.

• UINT8 UnusedUpdSpace27 [6]

Offset 0x0892.

UINT64 SgxEpoch0

Offset 0x0898 - SgxEpoch0 SgxEpoch0 default values.

UINT64 SgxEpoch1

Offset 0x08A0 - SgxEpoch1 SgxEpoch1 default values.

• UINT8 SgxSinitNvsData

Offset 0x08A8 - SgxSinitNvsData SgxSinitNvsData default values.

UINT8 SgxLCP

Offset 0x08A9 - SgxLCP SgxLCP default values.

UINT8 UnusedUpdSpace28 [6]

Offset 0x08AA.

UINT64 SgxLEPubKeyHash0

Offset 0x08B0 - EpcLength EpcLength default values.

UINT64 SgxLEPubKeyHash1

Offset 0x08B8 - EpcLength EpcLength default values.

UINT64 SgxLEPubKeyHash2

Offset 0x08C0 - EpcLength EpcLength default values.

• UINT64 SgxLEPubKeyHash3

Offset 0x08C8 - EpcLength EpcLength default values.

UINT8 SiCsmFlag

Offset 0x08D0 - Si Config CSM Flag.

• UINT8 UnusedUpdSpace29 [3]

Offset 0x08D1.

UINT32 SiSsidTablePtr

Offset 0x08D4.

• UINT16 SiNumberOfSsidTableEntry

Offset 0x08D8.

UINT8 SataRstInterrupt

Offset 0x08DA - SATA RST Interrupt Mode Allowes to choose which interrupts will be implemented by SATA controller in RAID mode.

• UINT8 MeUnconfigOnRtcClear

Offset 0x08DB - ME Unconfig on RTC clear 0: Disable ME Unconfig On Rtc Clear.

UINT8 PsOnEnable

Offset 0x08DC - Enable PS\_ON.

UINT8 PmcCpuC10GatePinEnable

Offset 0x08DD - Pmc Cpu C10 Gate Pin Enable Enable/Disable platform support for CPU\_C10\_GATE# pin to control gating of CPU VccIO and VccSTG rails instead of SLP\_S0# pin.

• UINT8 PchDmiAspmCtrl

Offset 0x08DE - Pch Dmi Aspm Ctrl ASPM configuration on the PCH side of the DMI/OPI Link.

UINT8 PmcOsldleEnable

Offset 0x08DF - OS IDLE Mode Enable Enable/Disable OS Idle Mode (PCH-N only) \$EN\_DIS.

UINT8 PchS0ixAutoDemotion

Offset 0x08E0 - S0ix Auto-Demotion Enable/Disable the Low Power Mode Auto-Demotion Host Control feature.

• UINT8 PmcGrTscEnable

Offset 0x08E1 - Global Reset TSC Enable Enable/Disable PMC Global Reset Three Strike Counter feature.

UINT8 PchPmLatchEventsC10Exit

Offset 0x08E2 - Latch Events C10 Exit When this bit is set to 1, SLP\_S0# entry events in SLP\_S0\_DEBUG\_REGX registers are captured on C10 exit (instead of C10 entry which is default) \$EN\_DIS.

UINT8 SaPcieEqPh3LaneParamCm [32]

Offset 0x08E3 - PCIE Eq Ph3 Lane Param Cm SA PCIE EQ LANE PARAM.

UINT8 SaPcieEqPh3LaneParamCp [32]

Offset 0x0903 - PCIE Eq Ph3 Lane Param Cp SA\_PCIE\_EQ\_LANE\_PARAM.

UINT8 SaPcieHwEgGen3CoeffListCm [5]

Offset 0x0923 - PCIE Hw Eq Gen3 CoeffList Cm SA\_PCIE\_EQ\_PARAM.

UINT8 SaPcieHwEqGen3CoeffListCp [5]

Offset 0x0928 - PCIE Hw Eq Gen3 CoeffList Cp SA\_PCIE\_EQ\_PARAM.

UINT8 SaPcieHwEqGen4CoeffListCm [5]

Offset 0x092D - PCIE Hw Eq Gen4 CoeffList Cm SA\_PCIE\_EQ\_PARAM.

UINT8 SaPcieHwEqGen4CoeffListCp [5]

Offset 0x0932 - PCIE Hw Eq Gen4 CoeffList Cp SA\_PCIE\_EQ\_PARAM.

UINT8 SaPcieGen3RootPortPreset [20]

Offset 0x0937 - Gen3 Root port preset values per lane Used for programming Pcie Gen3 preset values per lane.

UINT8 SaPcieGen4RootPortPreset [20]

Offset 0x094B - Pcie Gen4 Root port preset values per lane Used for programming Pcie Gen4 preset values per lane.

UINT8 SaPcieGen3EndPointPreset [20]

Offset 0x095F - Pcie Gen3 End port preset values per lane Used for programming Pcie Gen3 preset values per lane.

UINT8 SaPcieGen4EndPointPreset [20]

Offset 0x0973 - Pcie Gen4 End port preset values per lane Used for programming Pcie Gen4 preset values per lane.

• UINT8 SaPcieGen3EndPointHint [20]

Offset 0x0987 - Pcie Gen3 End port Hint values per lane Used for programming Pcie Gen3 Hint values per lane.

UINT8 SaPcieGen4EndPointHint [20]

Offset 0x099B - Pcie Gen4 End port Hint values per lane Used for programming Pcie Gen4 Hint values per lane.

UINT8 SaPcieDisableRootPortClockGating

Offset 0x09AF - PCIE Disable RootPort Clock Gating Describes whether the PCI Express Clock Gating for each root port is enabled by platform modules.

UINT8 SaPcieDisableRootPortPowerGating

Offset 0x09B0 - PCIE Disable RootPort Power Gating Describes whether the PCI Express Power Gating for each root port is enabled by platform modules.

• UINT8 SaPcieComplianceTestMode

Offset 0x09B1 - PCIE Compliance Test Mode Compliance Test Mode shall be enabled when using Compliance Load Board.

• UINT8 SaPcieEnablePeerMemoryWrite

Offset 0x09B2 - PCIE Enable Peer Memory Write This member describes whether Peer Memory Writes are enabled on the platform.

UINT8 SaPcieRpFunctionSwap

Offset 0x09B3 - PCIE Rp Function Swap Allows BIOS to use root port function number swapping when root port of function 0 is disabled.

UINT32 SaPcieDeviceOverrideTablePtr

Offset 0x09B4 - Pch PCIE device override table pointer The PCIe device table is being used to override PCIe device ASPM settings.

UINT8 SaPcieRpHotPlug [4]

Offset 0x09B8 - Enable PCIE RP HotPlug Indicate whether the root port is hot plug available.

UINT8 SaPcieRpPmSci [4]

Offset 0x09BC - Enable PCIE RP Pm Sci Indicate whether the root port power manager SCI is enabled.

UINT8 SaPcieRpTransmitterHalfSwing [4]

Offset 0x09C0 - Enable PCIE RP Transmitter Half Swing Indicate whether the Transmitter Half Swing is enabled.

UINT8 SaPcieRpAcsEnabled [4]

Offset 0x09C4 - PCIE RP Access Control Services Extended Capability Enable/Disable PCIE RP Access Control Services Extended Capability.

UINT8 SaPcieRpAdvancedErrorReporting [4]

Offset 0x09C8 - PCIE RP Advanced Error Report Indicate whether the Advanced Error Reporting is enabled.

UINT8 SaPcieRpUnsupportedRequestReport [4]

Offset 0x09CC - PCIE RP Unsupported Request Report Indicate whether the Unsupported Request Report is enabled.

UINT8 SaPcieRpFatalErrorReport [4]

Offset 0x09D0 - PCIE RP Fatal Error Report Indicate whether the Fatal Error Report is enabled.

UINT8 SaPcieRpNoFatalErrorReport [4]

Offset 0x09D4 - PCIE RP No Fatal Error Report Indicate whether the No Fatal Error Report is enabled.

• UINT8 SaPcieRpCorrectableErrorReport [4]

Offset 0x09D8 - PCIE RP Correctable Error Report Indicate whether the Correctable Error Report is enabled.

UINT8 SaPcieRpSystemErrorOnFatalError [4]

Offset 0x09DC - PCIE RP System Error On Fatal Error Indicate whether the System Error on Fatal Error is enabled.

UINT8 SaPcieRpSystemErrorOnNonFatalError [4]

Offset 0x09E0 - PCIE RP System Error On Non Fatal Error Indicate whether the System Error on Non Fatal Error is enabled.

UINT8 SaPcieRpSystemErrorOnCorrectableError [4]

Offset 0x09E4 - PCIE RP System Error On Correctable Error Indicate whether the System Error on Correctable Error is enabled.

UINT8 SaPcieRpMaxPayload [4]

Offset 0x09E8 - PCIE RP Max Payload Max Payload Size supported, Default 128B, see enum PCH\_PCIE\_MAX\_ 
PAYLOAD.

UINT8 SaPcieRpDpcEnabled [4]

Offset 0x09EC - DPC for PCIE RP Mask Enable/disable Downstream Port Containment for PCIE Root Ports.

UINT8 SaPcieRpDpcExtensionsEnabled [4]

Offset 0x09F0 - DPC Extensions PCIE RP Mask Enable/disable DPC Extensions for PCIE Root Ports.

UINT8 SaPcieRpSlotImplemented [4]

Offset 0x09F4 - PCH PCIe root port connection type 0: built-in device, 1:slot.

UINT8 SaPcieRpPcieSpeed [4]

Offset 0x09F8 - PCIE RP Pcie Speed Determines each PCIE Port speed capability.

• UINT8 SaPcieRpGen3EqPh3Method [4]

Offset 0x09FC - PCIE RP Gen3 Equalization Phase Method PCIe Gen3 Eq Ph3 Method (see SA\_PCIE\_EQ\_MET↔ HOD).

UINT8 SaPcieRpGen4EqPh3Method [4]

Offset 0x0A00 - PCIE RP Gen4 Equalization Phase Method PCIe Gen4 Eq Ph3 Method (see SA\_PCIE\_EQ\_MET← HOD).

UINT8 SaPcieRpGen3EqPh3Enable [4]

Offset 0x0A04 - Phase3 RP Gen3 EQ enable Phase3 Gen3 EQ enable.

UINT8 SaPcieRpGen4EqPh3Enable [4]

Offset 0x0A08 - Phase3 RP Gen4 EQ enable Phase3 Gen4 EQ enable.

UINT8 SaPcieRpGen3EqPh23Enable [4]

Offset 0x0A0C - Phase2-3 RP Gen3 EQ enable Phase2-3 Gen3 EQ enable.

UINT8 SaPcieRpGen4EqPh23Enable [4]

Offset 0x0A10 - Phase2-3 RP Gen4 EQ enable Phase2-3 Gen4 EQ enable.

UINT8 SaPcieRpPhysicalSlotNumber [4]

Offset 0x0A14 - PCIE RP Physical Slot Number Indicates the slot number for the root port.

UINT8 SaPcieRpAspm [4]

Offset 0x0A18 - PCIE RP Aspm The ASPM configuration of the root port (see: PCH\_PCIE\_ASPM\_CONTROL).

• UINT8 SaPcieRpL1Substates [4]

Offset 0x0A1C - PCIE RP L1 Substates The L1 Substates configuration of the root port (see: SA\_PCIE\_L1SUBS← TATES\_CONTROL).

UINT8 SaPcieRpLtrEnable [4]

Offset 0x0A20 - PCIE RP Ltr Enable Latency Tolerance Reporting Mechanism.

UINT8 SaPcieRpLtrConfigLock [4]

Offset 0x0A24 - PCIE RP Ltr Config Lock 0: Disable; 1: Enable.

UINT8 SaPcieRpPtmEnabled [4]

Offset 0x0A28 - PTM for PCIE RP Mask Enable/disable Precision Time Measurement for PCIE Root Ports.

UINT16 SaPcieRpDetectTimeoutMs [4]

Offset 0x0A2C - PCIE RP Detect Timeout Ms The number of milliseconds within  $0\sim65535$  in reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

• UINT8 SaPcieRpVcEnabled [4]

Offset 0x0A34 - VC for PCIE RP Mask Enable/disable Virtual Channel for PCIE Root Ports.

• UINT8 UnusedUpdSpace30 [4]

Offset 0x0A38.

• UINT8 ReservedFspsUpd [4]

Offset 0x0A3C.

### 10.10.1 Detailed Description

Fsp S Configuration.

Definition at line 86 of file FspsUpd.h.

## 10.10.2 Member Data Documentation

#### 10.10.2.1 AcLoadline

UINT16 FSP\_S\_CONFIG::AcLoadline[5]

Offset 0x0404 - AcLoadline PCODE MMIO Mailbox: AcLoadline in 1/100 mOhms (ie.

1250 = 12.50 mOhm); Range is 0-6249. Intel Recommended Defaults vary by domain and SKU.

Definition at line 1453 of file FspsUpd.h.

# 10.10.2.2 AcousticNoiseMitigation

UINT8 FSP\_S\_CONFIG::AcousticNoiseMitigation

Offset 0x03F5 - Acoustic Noise Mitigation feature Enable or Disable Acoustic Noise Mitigation feature.

0: Disabled; 1: Enabled \$EN\_DIS

Definition at line 1413 of file FspsUpd.h.

#### 10.10.2.3 AmtEnabled

UINT8 FSP\_S\_CONFIG::AmtEnabled

Offset 0x02A1 - AMT Switch Enable/Disable.

0: Disable, 1: enable, Enable or disable AMT functionality. \$EN\_DIS

Definition at line 935 of file FspsUpd.h.

#### 10.10.2.4 AmtKvmEnabled

UINT8 FSP\_S\_CONFIG::AmtKvmEnabled

Offset 0x02AD - KVM Switch Enable/Disable.

0: Disable, 1: enable, KVM enable/disable state by Mebx \$EN\_DIS

Definition at line 994 of file FspsUpd.h.

# 10.10.2.5 AmtSolEnabled

UINT8 FSP\_S\_CONFIG::AmtSolEnabled

Offset 0x02A6 - SOL Switch Enable/Disable.

0: Disable, 1: enable, Serial Over Lan enable/disable state by Mebx \$EN\_DIS

Definition at line 966 of file FspsUpd.h.

# 10.10.2.6 AsfEnabled

UINT8 FSP\_S\_CONFIG::AsfEnabled

Offset 0x02A3 - ASF Switch Enable/Disable.

0: Disable, 1: enable, Enable or disable ASF functionality. \$EN\_DIS

Definition at line 947 of file FspsUpd.h.

# 10.10.2.7 CnviBtAudioOffload

UINT8 FSP\_S\_CONFIG::CnviBtAudioOffload

Offset 0x0280 - CNVi BT Audio Offload Enable/Disable BT Audio Offload, Default is DISABLE.

0: DISABLE, 1: ENABLE \$EN\_DIS

Definition at line 816 of file FspsUpd.h.

10.10.2.8 CnviBtCore

UINT8 FSP\_S\_CONFIG::CnviBtCore

Offset 0x027F - CNVi BT Core Enable/Disable CNVi BT Core, Default is ENABLE.

0: DISABLE, 1: ENABLE \$EN\_DIS

Definition at line 810 of file FspsUpd.h.

10.10.2.9 CnviClkreqPinMux

UINT32 FSP\_S\_CONFIG::CnviClkreqPinMux

Offset 0x0288 - CNVi CLKREQ pin muxing Select CNVi CLKREQ pin depending on board routing.

TGP-LP: GPP\_A9 = 0x3942E609(default) or GPP\_F5 = 0x394BE605. TGP-H: 0. TGP-K: 0. Refer to GPIO\_\*\_M UXING\_CNVI\_MODEM\_CLKREQ\_\* in GpioPins\*.h.

Definition at line 834 of file FspsUpd.h.

10.10.2.10 CnviMode

UINT8 FSP\_S\_CONFIG::CnviMode

Offset 0x027E - CNVi Configuration This option allows for automatic detection of Connectivity Solution.

[Auto Detection] assumes that CNVi will be enabled when available, [Disable] allows for disabling CNVi. 0:Disable, 1:Auto

Definition at line 804 of file FspsUpd.h.

10.10.2.11 CnviRfResetPinMux

UINT32 FSP\_S\_CONFIG::CnviRfResetPinMux

Offset 0x0284 - CNVi RF\_RESET pin muxing Select CNVi RF\_RESET# pin depending on board routing.

TGP-LP: GPP\_A8 = 0x2942E408(default) or GPP\_F4 = 0x194BE404. TGP-H: 0. TGP-K: 0. Refer to GPIO\_\*\_M $\hookrightarrow$  UXING\_CNVI\_RF\_RESET\_\* in GpioPins\*.h.

Definition at line 827 of file FspsUpd.h.

10.10.2.12 DcLoadline

UINT16 FSP\_S\_CONFIG::DcLoadline[5]

Offset 0x040E - DcLoadline PCODE MMIO Mailbox: DcLoadline in 1/100 mOhms (ie.

1250 = 12.50 mOhm); Range is 0-6249.Intel Recommended Defaults vary by domain and SKU.

Definition at line 1459 of file FspsUpd.h.

# 10.10.2.13 DevIntConfigPtr

UINT32 FSP\_S\_CONFIG::DevIntConfigPtr

Offset 0x0074 - Address of PCH\_DEVICE\_INTERRUPT\_CONFIG table.

The address of the table of PCH\_DEVICE\_INTERRUPT\_CONFIG.

Definition at line 219 of file FspsUpd.h.

# 10.10.2.14 DmiSuggestedSetting

UINT8 FSP\_S\_CONFIG::DmiSuggestedSetting

Offset 0x0814 - DMI Thermal Sensor Suggested Setting DMT thermal sensor suggested representative values.

\$EN\_DIS

Definition at line 2463 of file FspsUpd.h.

#### 10.10.2.15 DmiTS0TW

UINT8 FSP\_S\_CONFIG::DmiTS0TW

Offset 0x0815 - Thermal Sensor 0 Target Width Thermal Sensor 0 Target Width.

0:x1, 1:x2, 2:x4, 3:x8, 4:x16

Definition at line 2469 of file FspsUpd.h.

#### 10.10.2.16 DmiTS1TW

UINT8 FSP\_S\_CONFIG::DmiTS1TW

Offset 0x0816 - Thermal Sensor 1 Target Width Thermal Sensor 1 Target Width.

0:x1, 1:x2, 2:x4, 3:x8, 4:x16

Definition at line 2475 of file FspsUpd.h.

# 10.10.2.17 DmiTS2TW

UINT8 FSP\_S\_CONFIG::DmiTS2TW

Offset 0x0817 - Thermal Sensor 2 Target Width Thermal Sensor 2 Target Width.

0:x1, 1:x2, 2:x4, 3:x8, 4:x16

Definition at line 2481 of file FspsUpd.h.

#### 10.10.2.18 DmiTS3TW

UINT8 FSP\_S\_CONFIG::DmiTS3TW

Offset 0x0818 - Thermal Sensor 3 Target Width Thermal Sensor 3 Target Width.

0:x1, 1:x2, 2:x4, 3:x8, 4:x16

Definition at line 2487 of file FspsUpd.h.

#### 10.10.2.19 EcCmdLock

UINT8 FSP\_S\_CONFIG::EcCmdLock

Offset 0x0891 - EcCmdLock EcCmdLock default values.

Locks Ephemeral Authorization Value sent previously

Definition at line 2698 of file FspsUpd.h.

# 10.10.2.20 EcCmdProvisionEav

UINT8 FSP\_S\_CONFIG::EcCmdProvisionEav

Offset 0x0890 - EcCmdProvisionEav Ephemeral Authorization Value default values.

Provisions an ephemeral shared secret to the EC

Definition at line 2693 of file FspsUpd.h.

# 10.10.2.21 Enable8254ClockGating

UINT8 FSP\_S\_CONFIG::Enable8254ClockGating

Offset 0x084B - Enable 8254 Static Clock Gating Set 8254CGE=1 is required for SLP\_S0 support.

However, set 8254CGE=1 in POST time might fail to boot legacy OS using 8254 timer. Make sure it is disabled to support legacy OS using 8254 timer. Also enable this while S0ix is enabled. \$EN\_DIS

Definition at line 2610 of file FspsUpd.h.

# 10.10.2.22 EnableMinVoltageOverride

UINT8 FSP\_S\_CONFIG::EnableMinVoltageOverride

Offset 0x045D - Enable or Disable Minimum Voltage Override Enable or disable Minimum Voltage overrides; **0: Disable**; 1: Enable.

\$EN DIS

Definition at line 1573 of file FspsUpd.h.

# 10.10.2.23 EnableTcoTimer

UINT8 FSP\_S\_CONFIG::EnableTcoTimer

Offset 0x0854 - Enable TCO timer.

When FALSE, it disables PCH ACPI timer, and stops TCO timer. NOTE: This will have huge power impact when it's enabled. If TCO timer is disabled, uCode ACPI timer emulation must be enabled, and WDAT table must not be exposed to the OS. \$EN\_DIS

Definition at line 2642 of file FspsUpd.h.

#### 10.10.2.24 EnableTimedGPIO0

UINT8 FSP\_S\_CONFIG::EnableTimedGPIO0

Offset 0x0855 - Enable Timed GPIO 0.

When FALSE, it disables PCH ACPI timer, and stops TCO timer. NOTE: This will have huge power impact when it's enabled. If TCO timer is disabled, uCode ACPI timer emulation must be enabled, and WDAT table must not be exposed to the OS. \$EN\_DIS

Definition at line 2650 of file FspsUpd.h.

#### 10.10.2.25 EnableTimedGPIO1

UINT8 FSP\_S\_CONFIG::EnableTimedGPIO1

Offset 0x0856 - Enable Timed GPIO 1.

When FALSE, it disables PCH ACPI timer, and stops TCO timer. NOTE: This will have huge power impact when it's enabled. If TCO timer is disabled, uCode ACPI timer emulation must be enabled, and WDAT table must not be exposed to the OS. \$EN\_DIS

Definition at line 2658 of file FspsUpd.h.

# 10.10.2.26 EsataSpeedLimit

UINT8 FSP\_S\_CONFIG::EsataSpeedLimit

Offset 0x0797 - PCH Sata eSATA Speed Limit When enabled, BIOS will configure the PxSCTL.SPD to 2 to limit the eSATA port speed.

\$EN\_DIS

Definition at line 2220 of file FspsUpd.h.

# 10.10.2.27 FastPkgCRampDisableFivr

UINT8 FSP\_S\_CONFIG::FastPkgCRampDisableFivr

Offset 0x0453 - Disable Fast Slew Rate for Deep Package C States for VR FIVR domain Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled.

0: False; 1: True \$EN\_DIS

Definition at line 1544 of file FspsUpd.h.

# 10.10.2.28 FastPkgCRampDisableGt

UINT8 FSP\_S\_CONFIG::FastPkgCRampDisableGt

Offset 0x044A - Disable Fast Slew Rate for Deep Package C States for VR GT domain Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled.

0: False; 1: True \$EN DIS

Definition at line 1491 of file FspsUpd.h.

# 10.10.2.29 FastPkgCRampDisablela

UINT8 FSP\_S\_CONFIG::FastPkgCRampDisableIa

Offset 0x03F6 - Disable Fast Slew Rate for Deep Package C States for VR IA domain Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled.

0: False; 1: True \$EN DIS

Definition at line 1420 of file FspsUpd.h.

# 10.10.2.30 FastPkgCRampDisableSa

UINT8 FSP\_S\_CONFIG::FastPkgCRampDisableSa

Offset 0x044B - Disable Fast Slew Rate for Deep Package C States for VR SA domain Disable Fast Slew Rate for Deep Package C States based on Acoustic Noise Mitigation feature enabled.

0: False; 1: True \$EN DIS

Definition at line 1498 of file FspsUpd.h.

# 10.10.2.31 FivrRfiFrequency

UINT16 FSP\_S\_CONFIG::FivrRfiFrequency

Offset 0x0450 - FIVR RFI Frequency PCODE MMIO Mailbox: Set the desired RFI frequency, in increments of 100KHz.

**0: Auto**. Range varies based on XTAL clock: 0-1918 (Up to 191.8HMz) for 24MHz clock; 0-1535 (Up to 153.5MHz) for 19MHz clock.

Definition at line 1531 of file FspsUpd.h.

# 10.10.2.32 FivrSpreadSpectrum

UINT8 FSP\_S\_CONFIG::FivrSpreadSpectrum

Offset 0x0452 - FIVR RFI Spread Spectrum PCODE MMIO Mailbox: FIVR RFI Spread Spectrum, in 0.1% increments

0: 0%; Range: 0.0% to 10.0% (0-100).

Definition at line 1537 of file FspsUpd.h.

# 10.10.2.33 ForcMebxSyncUp

UINT8 FSP\_S\_CONFIG::ForcMebxSyncUp

Offset 0x02AE - KVM Switch Enable/Disable.

0: Disable, 1: enable, KVM enable/disable state by Mebx \$EN\_DIS

Definition at line 1000 of file FspsUpd.h.

#### 10.10.2.34 FwProgress

UINT8 FSP\_S\_CONFIG::FwProgress

Offset 0x02A5 - PET Progress Enable/Disable.

0: Disable, 1: enable, Enable/Disable PET Events Progress to receive PET Events. \$EN\_DIS

Definition at line 960 of file FspsUpd.h.

# 10.10.2.35 GpiolrqRoute

UINT8 FSP\_S\_CONFIG::GpioIrqRoute

Offset 0x0081 - Select GPIO IRQ Route GPIO IRQ Select.

The valid value is 14 or 15.

Definition at line 237 of file FspsUpd.h.

# 10.10.2.36 Heci3Enabled

UINT8 FSP\_S\_CONFIG::Heci3Enabled

Offset 0x029A - HECI3 state The HECI3 state from Mbp for reference in S3 path or when MbpHob is not installed.

0: disable, 1: enable \$EN\_DIS

Definition at line 892 of file FspsUpd.h.

# 10.10.2.37 IccMax

UINT16 FSP\_S\_CONFIG::IccMax[5]

Offset 0x0436 - Icc Max limit PCODE MMIO Mailbox: VR Icc Max limit.

0-255A in 1/4 A units. 400 = 100A

Definition at line 1479 of file FspsUpd.h.

# 10.10.2.38 ImonOffset

UINT8 FSP\_S\_CONFIG::ImonOffset[5]

Offset 0x03DA - Imon offset correction PCODE MMIO Mailbox: Imon offset correction.

Value is a 2's complement signed integer. Units 1/1000, Range 0-63999. For an offset = 12.580, use 12580. **0**:

Definition at line 1371 of file FspsUpd.h.

#### 10.10.2.39 ImonSlope

UINT8 FSP\_S\_CONFIG::ImonSlope[5]

Offset 0x03D5 - Imon slope correction PCODE MMIO Mailbox: Imon slope correction.

Specified in 1/100 increment values. Range is 0-200. 125 = 1.25. 0: Auto. For all VR Indexes

Definition at line 1365 of file FspsUpd.h.

# 10.10.2.40 IomTypeCPortPadCfg

UINT32 FSP\_S\_CONFIG::IomTypeCPortPadCfg[12]

Offset 0x036C - TypeC port GPIO setting GPIO Ping number for Type C Aux Oritation setting, use the GpioPad that is defined in GpioPinsXXXH.h and GpioPinsXXXLp.h as argument.

(XXX is platform name, Ex: Ehl = ElkhartLake)

Definition at line 1201 of file FspsUpd.h.

# 10.10.2.41 ITbtConnectTopologyTimeoutInMs

UINT16 FSP\_S\_CONFIG::ITbtConnectTopologyTimeoutInMs

Offset 0x03C6 - ITbtConnectTopology Timeout value ITbtConnectTopologyTimeout value.

Specified increment values in miliseconds. Range is 0-10000. 100 = 100 ms.

Definition at line 1329 of file FspsUpd.h.

# 10.10.2.42 ITbtForcePowerOnTimeoutInMs

UINT16 FSP\_S\_CONFIG::ITbtForcePowerOnTimeoutInMs

Offset 0x03C4 - ITBTForcePowerOn Timeout value ITBTForcePowerOn value.

Specified increment values in miliseconds. Range is 0-1000. 100 = 100 ms.

Definition at line 1323 of file FspsUpd.h.

# 10.10.2.43 ManageabilityMode

UINT8 FSP\_S\_CONFIG::ManageabilityMode

Offset 0x02A4 - Manageability Mode set by Mebx Enable/Disable.

0: Disable, 1: enable, Enable or disable Manageability Mode. \$EN\_DIS

Definition at line 953 of file FspsUpd.h.

# 10.10.2.44 MeUnconfigOnRtcClear

UINT8 FSP\_S\_CONFIG::MeUnconfigOnRtcClear

Offset 0x08DB - ME Unconfig on RTC clear 0: Disable ME Unconfig On Rtc Clear.

**1: Enable ME Unconfig On Rtc Clear**. 2: Cmos is clear, status unkonwn. 3: Reserved 0: Disable ME Unconfig On Rtc Clear, 1: Enable ME Unconfig On Rtc Clear, 2: Cmos is clear, 3: Reserved

Definition at line 2778 of file FspsUpd.h.

#### 10.10.2.45 MinVoltageC8

UINT16 FSP\_S\_CONFIG::MinVoltageC8

Offset 0x0460 - Min Voltage for C8 PCODE MMIO Mailbox: Minimum voltage for C8.

Valid if EnableMinVoltageOverride =

1. Range 0 to 1999mV. 0: 0mV

Definition at line 1585 of file FspsUpd.h.

# 10.10.2.46 MinVoltageRuntime

UINT16 FSP\_S\_CONFIG::MinVoltageRuntime

Offset 0x045E - Min Voltage for Runtime PCODE MMIO Mailbox: Minimum voltage for runtime.

Valid if EnableMinVoltageOverride = 1. Range 0 to 1999mV. 0: 0mV

Definition at line 1579 of file FspsUpd.h.

### 10.10.2.47 NumOfDevIntConfig

UINT8 FSP\_S\_CONFIG::NumOfDevIntConfig

Offset 0x0078 - Number of DevIntConfig Entry Number of Device Interrupt Configuration Entry.

If this is not zero, the DevIntConfigPtr must not be NULL.

Definition at line 225 of file FspsUpd.h.

# 10.10.2.48 PchCrid

UINT8 FSP\_S\_CONFIG::PchCrid

Offset 0x0517 - PCH Compatibility Revision ID This member describes whether or not the CRID feature of PCH should be enabled.

\$EN DIS

Definition at line 1810 of file FspsUpd.h.

# 10.10.2.49 PchDmiAspmCtrl

UINT8 FSP\_S\_CONFIG::PchDmiAspmCtrl

Offset 0x08DE - Pch Dmi Aspm Ctrl ASPM configuration on the PCH side of the DMI/OPI Link.

Default is PchPcieAspmAutoConfig 0:Disabled, 1:L0s, 2:L1, 3:L0sL1, 4:Auto

Definition at line 2799 of file FspsUpd.h.

### 10.10.2.50 PchDmiTsawEn

UINT8 FSP\_S\_CONFIG::PchDmiTsawEn

Offset 0x0813 - DMI Thermal Sensor Autonomous Width Enable DMI Thermal Sensor Autonomous Width Enable.

\$EN\_DIS

Definition at line 2457 of file FspsUpd.h.

# 10.10.2.51 PchEnableComplianceMode

UINT8 FSP\_S\_CONFIG::PchEnableComplianceMode

Offset 0x0830 - Enable xHCl Compliance Mode Compliance Mode can be enabled for testing through this option but this is disabled by default.

\$EN DIS

Definition at line 2592 of file FspsUpd.h.

# 10.10.2.52 PchEnableDbcObs

UINT8 FSP\_S\_CONFIG::PchEnableDbcObs

Offset 0x078B - USB Overcurrent Override for DbC This option overrides USB Over Current enablement state that USB OC will be disabled after enabling this option.

Enable when DbC is used to avoid signaling conflicts. \$EN\_DIS

Definition at line 2149 of file FspsUpd.h.

# 10.10.2.53 PchEspiHostC10ReportEnable

UINT8 FSP\_S\_CONFIG::PchEspiHostC10ReportEnable

Offset 0x028C - Enable Host C10 reporting through eSPI Enable/disable Host C10 reporting to Slave via eSPI Virtual Wire.

\$EN DIS

Definition at line 840 of file FspsUpd.h.

### 10.10.2.54 PchFivrDynPm

UINT8 FSP\_S\_CONFIG::PchFivrDynPm

Offset 0x0271 - FIVR Dynamic Power Management Enable/Disable FIVR Dynamic Power Management.

\$EN DIS

Definition at line 766 of file FspsUpd.h.

## 10.10.2.55 PchFivrExtVnnRailSxEnabledStates

UINT8 FSP\_S\_CONFIG::PchFivrExtVnnRailSxEnabledStates

Offset 0x0263 - Mask to enable the usage of external Vnn VR rail in Sx states Use only if Ext Vnn Rail config is different in Sx.

Enable External Vnn Rail in Sx: BIT0-1:Reserved, BIT2:S3, BIT3:S4, BIT5:S5

Definition at line 711 of file FspsUpd.h.

#### 10.10.2.56 PchFivrExtVnnRailSxlccMax

UINT8 FSP\_S\_CONFIG::PchFivrExtVnnRailSxIccMax

Offset 0x0266 - External Vnn Icc Max Value that will be used in Sx states Use only if Ext Vnn Rail config is different in Sx.

Granularity of this setting is 1mA and maximal possible value is 200mA

Definition at line 723 of file FspsUpd.h.

# 10.10.2.57 PchFivrExtVnnRailSxVoltage

UINT16 FSP\_S\_CONFIG::PchFivrExtVnnRailSxVoltage

Offset 0x0264 - External Vnn Voltage Value that will be used in Sx states Use only if Ext Vnn Rail config is different in Sx.

Value is given in 2.5mV increments (0=0mV, 1=2.5mV, 2=5mV...)

Definition at line 717 of file FspsUpd.h.

### 10.10.2.58 PchFivrVccinAuxLowToHighCurModeVolTranTime

UINT8 FSP\_S\_CONFIG::PchFivrVccinAuxLowToHighCurModeVolTranTime

Offset 0x0267 - Transition time in microseconds from Low Current Mode Voltage to High Current Mode Voltage This field has 1us resolution.

When value is 0 PCH will not transition VCCIN\_AUX to low current mode voltage.

Definition at line 729 of file FspsUpd.h.

### 10.10.2.59 PchFivrVccinAuxOffToHighCurModeVolTranTime

UINT16 FSP\_S\_CONFIG::PchFivrVccinAuxOffToHighCurModeVolTranTime

Offset 0x026A - Transition time in microseconds from Off (0V) to High Current Mode Voltage This field has 1us resolution.

When value is 0 Transition to 0V is disabled.

Definition at line 746 of file FspsUpd.h.

### 10.10.2.60 PchFivrVccinAuxRetToHighCurModeVolTranTime

UINT8 FSP\_S\_CONFIG::PchFivrVccinAuxRetToHighCurModeVolTranTime

Offset 0x0268 - Transition time in microseconds from Retention Mode Voltage to High Current Mode Voltage This field has 1us resolution.

When value is 0 PCH will not transition VCCIN\_AUX to retention mode voltage.

Definition at line 735 of file FspsUpd.h.

#### 10.10.2.61 PchFivrVccinAuxRetToLowCurModeVolTranTime

UINT8 FSP\_S\_CONFIG::PchFivrVccinAuxRetToLowCurModeVolTranTime

Offset 0x0269 - Transition time in microseconds from Retention Mode Voltage to Low Current Mode Voltage This field has 1us resolution.

When value is 0 PCH will not transition VCCIN\_AUX to retention mode voltage.

Definition at line 741 of file FspsUpd.h.

#### 10.10.2.62 PchHdaAudioLinkDmic0ClkAPinMux

UINT32 FSP\_S\_CONFIG::PchHdaAudioLinkDmic0ClkAPinMux

Offset 0x0278 - DMIC0 ClkA Pin Muxing Determines DMIC0 ClkA Pin muxing.

See GPIO\_\*\_MUXING\_DMIC0\_CLKA\_\*

Definition at line 791 of file FspsUpd.h.

## 10.10.2.63 PchHdaAudioLinkDmic0ClkBPinMux

UINT32 FSP\_S\_CONFIG::PchHdaAudioLinkDmic0ClkBPinMux

Offset 0x0294 - DMIC0 ClkB Pin Muxing Determines DMIC0 ClkA Pin muxing.

See GPIO\_\*\_MUXING\_DMIC0\_CLKB\_\*

Definition at line 875 of file FspsUpd.h.

#### 10.10.2.64 PchHdaAudioLinkDmic0DataPinMux

UINT32 FSP\_S\_CONFIG::PchHdaAudioLinkDmic0DataPinMux

Offset 0x03A8 - DMIC0 Data Pin Muxing Determines DMIC0 Data Pin muxing.

See GPIO\_\*\_MUXING\_DMIC0\_DATA\_\*

Definition at line 1221 of file FspsUpd.h.

#### 10.10.2.65 PchHdaAudioLinkDmic0Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkDmic0Enable

Offset 0x0237 - Enable HD Audio DMIC0 Link Enable/disable HD Audio DMIC0 link.

Muxed with SNDW4. \$EN\_DIS

Definition at line 554 of file FspsUpd.h.

#### 10.10.2.66 PchHdaAudioLinkDmic1ClkAPinMux

UINT32 FSP\_S\_CONFIG::PchHdaAudioLinkDmic1ClkAPinMux

Offset 0x0494 - DMIC1 ClkA Pin Muxing Determines DMIC1 ClkA RstA Pin muxing.

See GPIO\_\*\_MUXING\_DMIC1\_CLKA\_\*

Definition at line 1679 of file FspsUpd.h.

# 10.10.2.67 PchHdaAudioLinkDmic1ClkBPinMux

 ${\tt UINT32\ FSP\_S\_CONFIG::PchHdaAudioLinkDmic1ClkBPinMux}$ 

Offset 0x0498 - DMIC1 Data Pin Muxing Determines DMIC1 Data Pin muxing.

See GPIO\_\*\_MUXING\_DMIC1\_CLKB\_\*

Definition at line 1684 of file FspsUpd.h.

### 10.10.2.68 PchHdaAudioLinkDmic1DataPinMux

UINT32 FSP\_S\_CONFIG::PchHdaAudioLinkDmic1DataPinMux

Offset 0x049C - DMIC1 Data Pin Muxing Determines DMIC0 Data Pin muxing.

See GPIO\_\*\_MUXING\_DMIC1\_DATA\_\*

Definition at line 1689 of file FspsUpd.h.

# 10.10.2.69 PchHdaAudioLinkDmic1Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkDmic1Enable

Offset 0x0238 - Enable HD Audio DMIC1 Link Enable/disable HD Audio DMIC1 link.

Muxed with SNDW3. \$EN\_DIS

Definition at line 560 of file FspsUpd.h.

#### 10.10.2.70 PchHdaAudioLinkHdaEnable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkHdaEnable

Offset 0x0236 - Enable HD Audio Link Enable/disable HD Audio Link.

Muxed with SSP0/SSP1/SNDW1. \$EN\_DIS

Definition at line 548 of file FspsUpd.h.

### 10.10.2.71 PchHdaAudioLinkSndw1Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkSndw1Enable

Offset 0x023F - Enable HD Audio SoundWire#1 Link Enable/disable HD Audio SNDW1 link.

Muxed with HDA. \$EN\_DIS

Definition at line 602 of file FspsUpd.h.

#### 10.10.2.72 PchHdaAudioLinkSndw2Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkSndw2Enable

Offset 0x0240 - Enable HD Audio SoundWire#2 Link Enable/disable HD Audio SNDW2 link.

Muxed with SSP1. \$EN\_DIS

Definition at line 608 of file FspsUpd.h.

## 10.10.2.73 PchHdaAudioLinkSndw3Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkSndw3Enable

Offset 0x0241 - Enable HD Audio SoundWire#3 Link Enable/disable HD Audio SNDW3 link.

Muxed with DMIC1. \$EN\_DIS

Definition at line 614 of file FspsUpd.h.

### 10.10.2.74 PchHdaAudioLinkSndw4Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkSndw4Enable

Offset 0x0242 - Enable HD Audio SoundWire#4 Link Enable/disable HD Audio SNDW4 link.

Muxed with DMIC0. \$EN\_DIS

Definition at line 620 of file FspsUpd.h.

### 10.10.2.75 PchHdaAudioLinkSsp0Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkSsp0Enable

Offset 0x0239 - Enable HD Audio SSP0 Link Enable/disable HD Audio SSP0/I2S link.

Muxed with HDA. \$EN DIS

Definition at line 566 of file FspsUpd.h.

#### 10.10.2.76 PchHdaAudioLinkSsp1Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkSsp1Enable

Offset 0x023A - Enable HD Audio SSP1 Link Enable/disable HD Audio SSP1/I2S link.

Muxed with HDA/SNDW2. \$EN\_DIS

Definition at line 572 of file FspsUpd.h.

### 10.10.2.77 PchHdaAudioLinkSsp2Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkSsp2Enable

Offset 0x023B - Enable HD Audio SSP2 Link Enable/disable HD Audio SSP2/I2S link.

\$EN DIS

Definition at line 578 of file FspsUpd.h.

# 10.10.2.78 PchHdaAudioLinkSsp3Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkSsp3Enable

Offset 0x023C - Enable HD Audio SSP3 Link Enable/disable HD Audio SSP3/I2S link.

\$EN DIS

Definition at line 584 of file FspsUpd.h.

# 10.10.2.79 PchHdaAudioLinkSsp4Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkSsp4Enable

Offset 0x023D - Enable HD Audio SSP4 Link Enable/disable HD Audio SSP4/I2S link.

\$EN\_DIS

Definition at line 590 of file FspsUpd.h.

# 10.10.2.80 PchHdaAudioLinkSsp5Enable

UINT8 FSP\_S\_CONFIG::PchHdaAudioLinkSsp5Enable

Offset 0x023E - Enable HD Audio SSP5 Link Enable/disable HD Audio SSP5/I2S link.

\$EN\_DIS

Definition at line 596 of file FspsUpd.h.

### 10.10.2.81 PchHdaDspEnable

UINT8 FSP\_S\_CONFIG::PchHdaDspEnable

Offset 0x0035 - Enable HD Audio DSP Enable/disable HD Audio DSP feature.

\$EN\_DIS

Definition at line 124 of file FspsUpd.h.

#### 10.10.2.82 PchHdaDspUaaCompliance

UINT8 FSP\_S\_CONFIG::PchHdaDspUaaCompliance

Offset 0x048F - Universal Audio Architecture compliance for DSP enabled system 0: Not-UAA Compliant (Intel SST driver supported only), 1: UAA Compliant (HDA Inbox driver or SST driver supported).

\$EN DIS

Definition at line 1659 of file FspsUpd.h.

#### 10.10.2.83 PchHdalDispCodecDisconnect

UINT8 FSP\_S\_CONFIG::PchHdaIDispCodecDisconnect

Offset 0x0490 - iDisplay Audio Codec disconnection 0: Not disconnected, enumerable, 1: Disconnected SDI, not enumerable.

\$EN\_DIS

Definition at line 1665 of file FspsUpd.h.

### 10.10.2.84 PchHdalDispLinkFrequency

UINT8 FSP\_S\_CONFIG::PchHdaIDispLinkFrequency

Offset 0x048D - iDisp-Link Frequency iDisp-Link Freq (PCH\_HDAUDIO\_LINK\_FREQUENCY enum): 4: 96MHz, 3: 48MHz.

4: 96MHz, 3: 48MHz

Definition at line 1646 of file FspsUpd.h.

# 10.10.2.85 PchHdaLinkFrequency

UINT8 FSP\_S\_CONFIG::PchHdaLinkFrequency

Offset 0x048C - HD Audio Link Frequency HDA Link Freq (PCH\_HDAUDIO\_LINK\_FREQUENCY enum): 0: 6MHz, 1: 12MHz, 2: 24MHz.

0: 6MHz, 1: 12MHz, 2: 24MHz

Definition at line 1640 of file FspsUpd.h.

#### 10.10.2.86 PchHdaPme

UINT8 FSP\_S\_CONFIG::PchHdaPme

Offset 0x048A - Enable Pme Enable Azalia wake-on-ring.

\$EN DIS

Definition at line 1628 of file FspsUpd.h.

# 10.10.2.87 PchHdaVcType

UINT8 FSP\_S\_CONFIG::PchHdaVcType

Offset 0x048B - VC Type Virtual Channel Type Select: 0: VC0, 1: VC1.

0: VC0, 1: VC1

Definition at line 1634 of file FspsUpd.h.

#### 10.10.2.88 PchHotEnable

UINT8 FSP\_S\_CONFIG::PchHotEnable

Offset 0x029B - PCHHOT# pin Enable PCHHOT# pin assertion when temperature is higher than PchHotLevel.

0: disable, 1: enable \$EN\_DIS

Definition at line 898 of file FspsUpd.h.

# 10.10.2.89 PchloApicEntry24\_119

UINT8 FSP\_S\_CONFIG::PchIoApicEntry24\_119

Offset 0x04A0 - Enable PCH lo Apic Entry 24-119 0: Disable; 1: Enable.

\$EN\_DIS

Definition at line 1695 of file FspsUpd.h.

# 10.10.2.90 PchloApicId

UINT8 FSP\_S\_CONFIG::PchIoApicId

Offset 0x04A1 - PCH Io Apic ID This member determines IOAPIC ID.

Default is 0x02.

Definition at line 1700 of file FspsUpd.h.

### 10.10.2.91 PchlshGpEnable

UINT8 FSP\_S\_CONFIG::PchIshGpEnable[8]

Offset 0x04A8 - Enable PCH ISH GP pins assigned Set if ISH GP native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1720 of file FspsUpd.h.

#### 10.10.2.92 Pchlshl2cEnable

UINT8 FSP\_S\_CONFIG::PchIshI2cEnable[3]

Offset 0x04A5 - Enable PCH ISH I2C pins assigned Set if ISH I2C native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1715 of file FspsUpd.h.

#### 10.10.2.93 PchlshPdtUnlock

UINT8 FSP\_S\_CONFIG::PchIshPdtUnlock

Offset 0x04B0 - PCH ISH PDT Unlock Msg 0: False; 1: True.

\$EN\_DIS

Definition at line 1726 of file FspsUpd.h.

# 10.10.2.94 PchlshSpiCs0Enable

UINT8 FSP\_S\_CONFIG::PchIshSpiCs0Enable[1]

Offset 0x0491 - Enable PCH ISH SPI Cs0 pins assigned Set if ISH SPI Cs0 pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1670 of file FspsUpd.h.

# 10.10.2.95 PchlshSpiEnable

UINT8 FSP\_S\_CONFIG::PchIshSpiEnable[1]

Offset 0x04A2 - Enable PCH ISH SPI pins assigned Set if ISH SPI native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1705 of file FspsUpd.h.

# 10.10.2.96 PchlshUartEnable

UINT8 FSP\_S\_CONFIG::PchIshUartEnable[2]

Offset 0x04A3 - Enable PCH ISH UART pins assigned Set if ISH UART native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1710 of file FspsUpd.h.

### 10.10.2.97 PchLanEnable

UINT8 FSP S CONFIG::PchLanEnable

Offset 0x0234 - Enable LAN Enable/disable LAN controller.

\$EN DIS

Definition at line 536 of file FspsUpd.h.

#### 10.10.2.98 PchLanLtrEnable

UINT8 FSP\_S\_CONFIG::PchLanLtrEnable

Offset 0x0515 - Enable PCH Lan LTR capabilty of PCH internal LAN 0: Disable; 1: Enable.

\$EN\_DIS

Definition at line 1797 of file FspsUpd.h.

# 10.10.2.99 PchLockDownBiosLock

UINT8 FSP\_S\_CONFIG::PchLockDownBiosLock

Offset 0x0516 - Enable LOCKDOWN BIOS LOCK Enable the BIOS Lock feature and set EISS bit (D31:F5:RegD← Ch[5]) for the BIOS region protection.

\$EN\_DIS

Definition at line 1804 of file FspsUpd.h.

### 10.10.2.100 PchMemoryThrottlingEnable

UINT8 FSP\_S\_CONFIG::PchMemoryThrottlingEnable

Offset 0x0826 - Enable Memory Thermal Throttling Enable Memory Thermal Throttling.

\$EN\_DIS

Definition at line 2561 of file FspsUpd.h.

# 10.10.2.101 PchOseAdcEnable

UINT8 FSP\_S\_CONFIG::PchOseAdcEnable

Offset 0x04D2 - Enable PCH OSE ADC pins assigned Set if OSE ADC native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1771 of file FspsUpd.h.

#### 10.10.2.102 PchOseCanEnable

UINT8 FSP\_S\_CONFIG::PchOseCanEnable[2]

Offset 0x04D3 - Enable PCH OSE CAN pins assigned Set if OSE CAN native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1776 of file FspsUpd.h.

#### 10.10.2.103 PchOseHsuartEnable

UINT8 FSP\_S\_CONFIG::PchOseHsuartEnable[4]

Offset 0x04BA - Enable PCH OSE HSUART pins assigned Set if OSE HSUART native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1746 of file FspsUpd.h.

#### 10.10.2.104 PchOsel2cEnable

UINT8 FSP\_S\_CONFIG::PchOseI2cEnable[8]

Offset 0x04C2 - Enable PCH OSE I2C pins assigned Set if OSE I2C native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1756 of file FspsUpd.h.

## 10.10.2.105 PchOsel2sEnable

UINT8 FSP\_S\_CONFIG::PchOseI2sEnable[2]

Offset 0x04B1 - Enable PCH OSE I2S pins assigned Set if OSE I2S native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1731 of file FspsUpd.h.

#### 10.10.2.106 PchOsePwmEnable

UINT8 FSP\_S\_CONFIG::PchOsePwmEnable

Offset 0x04B3 - Enable PCH OSE PWM pins assigned Set if OSE PWM native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1736 of file FspsUpd.h.

#### 10.10.2.107 PchOseQepEnable

UINT8 FSP\_S\_CONFIG::PchOseQepEnable[4]

Offset 0x04BE - Enable PCH OSE QEP pins assigned Set if OSE QEP native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1751 of file FspsUpd.h.

### 10.10.2.108 PchOseSpiCs0Enable

UINT8 FSP\_S\_CONFIG::PchOseSpiCs0Enable[4]

Offset 0x04CE - Enable PCH OSE SPI CS0 pins assigned Set if OSE SPI CS0 pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1766 of file FspsUpd.h.

#### 10.10.2.109 PchOseSpiEnable

UINT8 FSP\_S\_CONFIG::PchOseSpiEnable[4]

Offset 0x04CA - Enable PCH OSE SPI pins assigned Set if OSE SPI native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1761 of file FspsUpd.h.

### 10.10.2.110 PchOseTimedGpioEnable

UINT8 FSP\_S\_CONFIG::PchOseTimedGpioEnable[2]

Offset 0x04D5 - Enable PCH OSE Timed GPIO pins assigned Set if OSE Timed GPIO native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1781 of file FspsUpd.h.

### 10.10.2.111 PchOseTimedGpioPinAllocation

UINT8 FSP\_S\_CONFIG::PchOseTimedGpioPinAllocation[2]

Offset 0x04D7 - Enable PCH OSE Timed GPIO 20 pins allocation Allocate 20 pins for PCH OSE Timed GPIO.

0: Top 20 pins; 1: Mid 20 pins; 2: Lower 20 pins.

Definition at line 1786 of file FspsUpd.h.

### 10.10.2.112 PchOseTimedGpioPinEnable

UINT8 FSP\_S\_CONFIG::PchOseTimedGpioPinEnable[60]

Offset 0x04D9 - Enable PCH OSE Timed GPIO Pin to OSE TGPIO native function Set TGPIO pin to OSE TGPIO native function.

0: Disable; 1: Enable.

Definition at line 1791 of file FspsUpd.h.

#### 10.10.2.113 PchOseUartEnable

UINT8 FSP\_S\_CONFIG::PchOseUartEnable[6]

Offset 0x04B4 - Enable PCH OSE UART pins assigned Set if OSE UART native pins are to be enabled by BIOS.

0: Disable; 1: Enable.

Definition at line 1741 of file FspsUpd.h.

#### 10.10.2.114 PchPcieDeviceOverrideTablePtr

UINT32 FSP\_S\_CONFIG::PchPcieDeviceOverrideTablePtr

Offset 0x0850 - Pch PCIE device override table pointer The PCIe device table is being used to override PCIe device ASPM settings.

This is a pointer points to a 32bit address. And it's only used in PostMem phase. Please refer to PCH\_PCIE\_DE UICE\_OVERRIDE structure for the table. Last entry Vendorld must be 0.

Definition at line 2634 of file FspsUpd.h.

# 10.10.2.115 PchPmDeepSxPol

UINT8 FSP\_S\_CONFIG::PchPmDeepSxPol

Offset 0x0784 - PCH Pm Deep Sx Pol Deep Sx Policy.

\$EN\_DIS

Definition at line 2107 of file FspsUpd.h.

#### 10.10.2.116 PchPmDisableDsxAcPresentPulldown

UINT8 FSP\_S\_CONFIG::PchPmDisableDsxAcPresentPulldown

Offset 0x078F - PCH Pm Disable Dsx Ac Present Pulldown When Disable, PCH will internal pull down AC\_PRE ← SENT in deep SX and during G3 exit.

\$EN\_DIS

Definition at line 2172 of file FspsUpd.h.

# 10.10.2.117 PchPmDisableNativePowerButton

UINT8 FSP\_S\_CONFIG::PchPmDisableNativePowerButton

Offset 0x0790 - PCH Pm Disable Native Power Button Power button native mode disable.

\$EN\_DIS

Definition at line 2178 of file FspsUpd.h.

#### 10.10.2.118 PchPmLanWakeFromDeepSx

UINT8 FSP\_S\_CONFIG::PchPmLanWakeFromDeepSx

Offset 0x0783 - PCH Pm Lan Wake From DeepSx Determine if enable LAN to wake from deep Sx.

\$EN DIS

Definition at line 2101 of file FspsUpd.h.

#### 10.10.2.119 PchPmMeWakeSts

UINT8 FSP\_S\_CONFIG::PchPmMeWakeSts

Offset 0x0792 - PCH Pm ME\_WAKE\_STS Clear the ME\_WAKE\_STS bit in the Power and Reset Status (PRSTS) register.

\$EN\_DIS

Definition at line 2190 of file FspsUpd.h.

#### 10.10.2.120 PchPmPciePIISsc

UINT8 FSP\_S\_CONFIG::PchPmPciePllSsc

Offset 0x0795 - PCH Pm Pcie Pll Ssc Specifies the Pcie Pll Spread Spectrum Percentage.

The default is 0xFF: AUTO - No BIOS override.

Definition at line 2208 of file FspsUpd.h.

### 10.10.2.121 PchPmPcieWakeFromDeepSx

UINT8 FSP\_S\_CONFIG::PchPmPcieWakeFromDeepSx

Offset 0x0780 - PCH Pm Pcie Wake From DeepSx Determine if enable PCIe to wake from deep Sx.

\$EN\_DIS

Definition at line 2082 of file FspsUpd.h.

### 10.10.2.122 PchPmPmeB0S5Dis

UINT8 FSP\_S\_CONFIG::PchPmPmeB0S5Dis

Offset 0x077C - PCH Pm PME\_B0\_S5\_DIS When cleared (default), wake events from PME\_B0\_STS are allowed in S5 if PME\_B0\_EN = 1.

\$EN DIS

Definition at line 2059 of file FspsUpd.h.

#### 10.10.2.123 PchPmPwrBtnOverridePeriod

 ${\tt UINT8\ FSP\_S\_CONFIG::PchPmPwrBtnOverridePeriod}$ 

Offset 0x078E - PCH Pm Pwr Btn Override Period PCH power button override period.

000b-4s, 001b-6s, 010b-8s, 011b-10s, 100b-12s, 101b-14s.

Definition at line 2166 of file FspsUpd.h.

### 10.10.2.124 PchPmPwrCycDur

UINT8 FSP\_S\_CONFIG::PchPmPwrCycDur

Offset 0x0794 - PCH Pm Reset Power Cycle Duration Could be customized in the unit of second.

Please refer to EDS for all support settings. 0 is default, 1 is 1 second, 2 is 2 seconds, ...

Definition at line 2202 of file FspsUpd.h.

### 10.10.2.125 PchPmSlpAMinAssert

UINT8 FSP\_S\_CONFIG::PchPmSlpAMinAssert

Offset 0x0788 - PCH Pm Slp A Min Assert SLP\_A Minimum Assertion Width Policy.

Default is PchSlpA2s.

Definition at line 2127 of file FspsUpd.h.

#### 10.10.2.126 PchPmSlpLanLowDc

UINT8 FSP\_S\_CONFIG::PchPmSlpLanLowDc

Offset 0x078D - PCH Pm Slp Lan Low Dc Enable/Disable SLP\_LAN# Low on DC Power.

\$EN DIS

Definition at line 2161 of file FspsUpd.h.

# 10.10.2.127 PchPmSlpS0Enable

UINT8 FSP\_S\_CONFIG::PchPmSlpS0Enable

Offset 0x0791 - PCH Pm Slp S0 Enable Indicates whether SLP\_S0# is to be asserted when PCH reaches idle state.

\$EN\_DIS

Definition at line 2184 of file FspsUpd.h.

# 10.10.2.128 PchPmSlpS0Vm070VSupport

UINT8 FSP\_S\_CONFIG::PchPmSlpS0Vm070VSupport

Offset 0x029F - SLP\_S0 VM 0.70V Support SLP\_S0 Voltage Margining 0.70V Support Policy.

0: disable, 1: enable \$EN\_DIS

Definition at line 923 of file FspsUpd.h.

### 10.10.2.129 PchPmSlpS0Vm075VSupport

UINT8 FSP\_S\_CONFIG::PchPmSlpS0Vm075VSupport

Offset 0x02A0 - SLP\_S0 VM 0.75V Support SLP\_S0 Voltage Margining 0.75V Support Policy.

0: disable, 1: enable \$EN DIS

Definition at line 929 of file FspsUpd.h.

#### 10.10.2.130 PchPmSlpS0VmRuntimeControl

UINT8 FSP\_S\_CONFIG::PchPmSlpS0VmRuntimeControl

Offset 0x029E - SLP S0 VM Dynamic Control SLP S0 Voltage Margining Runtime Control Policy.

0: disable, 1: enable \$EN\_DIS

Definition at line 917 of file FspsUpd.h.

### 10.10.2.131 PchPmSlpS3MinAssert

UINT8 FSP\_S\_CONFIG::PchPmSlpS3MinAssert

Offset 0x0785 - PCH Pm Slp S3 Min Assert SLP\_S3 Minimum Assertion Width Policy.

Default is PchSlpS350ms.

Definition at line 2112 of file FspsUpd.h.

# 10.10.2.132 PchPmSlpS4MinAssert

UINT8 FSP\_S\_CONFIG::PchPmSlpS4MinAssert

Offset 0x0786 - PCH Pm Slp S4 Min Assert SLP\_S4 Minimum Assertion Width Policy.

Default is PchSlpS44s.

Definition at line 2117 of file FspsUpd.h.

# 10.10.2.133 PchPmSlpStrchSusUp

UINT8 FSP\_S\_CONFIG::PchPmSlpStrchSusUp

Offset 0x078C - PCH Pm Slp Strch Sus Up Enable SLP\_X Stretching After SUS Well Power Up.

\$EN\_DIS

Definition at line 2155 of file FspsUpd.h.

# 10.10.2.134 PchPmSlpSusMinAssert

UINT8 FSP\_S\_CONFIG::PchPmSlpSusMinAssert

Offset 0x0787 - PCH Pm Slp Sus Min Assert SLP\_SUS Minimum Assertion Width Policy.

Default is PchSlpSus4s.

Definition at line 2122 of file FspsUpd.h.

10.10.2.135 PchPmVrAlert

UINT8 FSP\_S\_CONFIG::PchPmVrAlert

Offset 0x029D - VRAlert# Pin When VRAlert# feature pin is enabled and its state is '0', the PMC requests throttling to a T3 Tstate to the PCH throttling unit.

. 0: disable, 1: enable \$EN\_DIS

Definition at line 911 of file FspsUpd.h.

10.10.2.136 PchPmWolEnableOverride

UINT8 FSP\_S\_CONFIG::PchPmWolEnableOverride

Offset 0x077F - PCH Pm Wol Enable Override Corresponds to the WOL Enable Override bit in the General PM Configuration B (GEN\_PMCON\_B) register.

\$EN DIS

Definition at line 2076 of file FspsUpd.h.

10.10.2.137 PchPmWolOvrWkSts

UINT8 FSP\_S\_CONFIG::PchPmWolOvrWkSts

Offset 0x0793 - PCH Pm WOL\_OVR\_WK\_STS Clear the WOL\_OVR\_WK\_STS bit in the Power and Reset Status (PRSTS) register.

\$EN\_DIS

Definition at line 2196 of file FspsUpd.h.

10.10.2.138 PchPmWoWlanDeepSxEnable

UINT8 FSP\_S\_CONFIG::PchPmWoWlanDeepSxEnable

Offset 0x0782 - PCH Pm WoW lan DeepSx Enable Determine if WLAN wake from DeepSx, corresponds to the DSX\_WLAN\_PP\_EN bit in the PWRM\_CFG3 register.

\$EN\_DIS

Definition at line 2095 of file FspsUpd.h.

10.10.2.139 PchPmWoWlanEnable

UINT8 FSP\_S\_CONFIG::PchPmWoWlanEnable

Offset 0x0781 - PCH Pm WoW Ian Enable Determine if WLAN wake from Sx, corresponds to the HOST\_WLAN\_← PP\_EN bit in the PWRM\_CFG3 register.

\$EN\_DIS

Definition at line 2088 of file FspsUpd.h.

10.10.2.140 PchPwrOptEnable

UINT8 FSP\_S\_CONFIG::PchPwrOptEnable

Offset 0x046A - Enable Power Optimizer Enable DMI Power Optimizer on PCH side.

\$EN DIS

Definition at line 1597 of file FspsUpd.h.

10.10.2.141 PchS0ixAutoDemotion

UINT8 FSP\_S\_CONFIG::PchS0ixAutoDemotion

Offset 0x08E0 - S0ix Auto-Demotion Enable/Disable the Low Power Mode Auto-Demotion Host Control feature.

\$EN DIS

Definition at line 2811 of file FspsUpd.h.

10.10.2.142 PchSeriallol2cPadsTermination

UINT8 FSP\_S\_CONFIG::PchSerialIoI2cPadsTermination[8]

Offset 0x01C4 - PCH Seriallo I2C Pads Termination 0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up - Enable/disable Seriallo I2C0,I2C1,...

pads termination respectively. One byte for each controller, byte0 for I2C0, byte1 for I2C1, and so on. 0x1:None, 0x13:1kOhm WPU, 0x15:5kOhm WPU, 0x19:20kOhm WPU

Definition at line 482 of file FspsUpd.h.

10.10.2.143 PchSeriallol2cSclPinMux

UINT32 FSP\_S\_CONFIG::PchSerialIoI2cSclPinMux[8]

Offset 0x01A4 - Serial IO I2C SCL Pin Muxing Select Seriallo I2c Scl pin muxing.

Refer to GPIO\_\*\_MUXING\_SERIALIO\_I2Cx\_SCL\* for possible values.

Definition at line 474 of file FspsUpd.h.

10.10.2.144 PchSeriallol2cSdaPinMux

UINT32 FSP\_S\_CONFIG::PchSerialIoI2cSdaPinMux[8]

Offset 0x0184 - Serial IO I2C SDA Pin Muxing Select Seriallo I2c Sda pin muxing.

Refer to GPIO\_\*\_MUXING\_SERIALIO\_I2Cx\_SDA\* for possible values.

Definition at line 468 of file FspsUpd.h.

### 10.10.2.145 PchStartFramePulse

UINT8 FSP\_S\_CONFIG::PchStartFramePulse

Offset 0x0805 - Start Frame Pulse Width Start Frame Pulse Width, 0: PchSfpw4Clk, 1: PchSfpw6Clk, 2: Pch← Sfpw8Clk.

0: PchSfpw4Clk, 1: PchSfpw6Clk, 2: PchSfpw8Clk

Definition at line 2395 of file FspsUpd.h.

### 10.10.2.146 PchTsnEnable

UINT8 FSP\_S\_CONFIG::PchTsnEnable

Offset 0x0235 - Enable PCH TSN Enable/disable TSN on the PCH.

\$EN\_DIS

Definition at line 542 of file FspsUpd.h.

#### 10.10.2.147 PchTTEnable

UINT8 FSP\_S\_CONFIG::PchTTEnable

Offset 0x080E - Enable The Thermal Throttle Enable the thermal throttle function.

\$EN\_DIS

Definition at line 2426 of file FspsUpd.h.

#### 10.10.2.148 PchTTLock

UINT8 FSP\_S\_CONFIG::PchTTLock

Offset 0x0810 - Thermal Throttle Lock Thermal Throttle Lock.

\$EN\_DIS

Definition at line 2439 of file FspsUpd.h.

# 10.10.2.149 PchTTState13Enable

UINT8 FSP\_S\_CONFIG::PchTTState13Enable

Offset 0x080F - PMSync State 13 When set to 1 and the programmed GPIO pin is a 1, then PMSync state 13 will force at least T2 state.

\$EN\_DIS

Definition at line 2433 of file FspsUpd.h.

### 10.10.2.150 PcieComplianceTestMode

UINT8 FSP\_S\_CONFIG::PcieComplianceTestMode

Offset 0x0778 - PCIE Compliance Test Mode Compliance Test Mode shall be enabled when using Compliance Load Board.

\$EN DIS

Definition at line 2032 of file FspsUpd.h.

# 10.10.2.151 PcieDisableRootPortClockGating

UINT8 FSP\_S\_CONFIG::PcieDisableRootPortClockGating

Offset 0x0776 - PCIE Disable RootPort Clock Gating Describes whether the PCI Express Clock Gating for each root port is enabled by platform modules.

0: Disable; 1: Enable. \$EN\_DIS

Definition at line 2020 of file FspsUpd.h.

#### 10.10.2.152 PcieEnablePeerMemoryWrite

UINT8 FSP\_S\_CONFIG::PcieEnablePeerMemoryWrite

Offset 0x0777 - PCIE Enable Peer Memory Write This member describes whether Peer Memory Writes are enabled on the platform.

\$EN\_DIS

Definition at line 2026 of file FspsUpd.h.

#### 10.10.2.153 PcieEqPh3LaneParamCm

UINT8 FSP\_S\_CONFIG::PcieEqPh3LaneParamCm[24]

Offset 0x073C - PCIE Eq Ph3 Lane Param Cm PCH\_PCIE\_EQ\_LANE\_PARAM.

Coefficient C-1.

Definition at line 1998 of file FspsUpd.h.

# 10.10.2.154 PcieEqPh3LaneParamCp

UINT8 FSP\_S\_CONFIG::PcieEqPh3LaneParamCp[24]

Offset 0x0754 - PCIE Eq Ph3 Lane Param Cp PCH\_PCIE\_EQ\_LANE\_PARAM.

Coefficient C+1.

Definition at line 2003 of file FspsUpd.h.

### 10.10.2.155 PcieRpAspm

UINT8 FSP\_S\_CONFIG::PcieRpAspm[24]

Offset 0x06DC - PCIE RP Aspm The ASPM configuration of the root port (see: PCH PCIE ASPM CONTROL).

Default is PchPcieAspmAutoConfig.

Definition at line 1977 of file FspsUpd.h.

### 10.10.2.156 PcieRpCompletionTimeout

UINT8 FSP\_S\_CONFIG::PcieRpCompletionTimeout[24]

Offset 0x06C4 - PCIE RP Completion Timeout The root port completion timeout(see: PCH\_PCIE\_COMPLETIO ← N TIMEOUT).

Default is PchPcieCompletionTO\_Default.

Definition at line 1971 of file FspsUpd.h.

### 10.10.2.157 PcieRpDpcExtensionsMask

UINT32 FSP\_S\_CONFIG::PcieRpDpcExtensionsMask

Offset 0x024C - DPC Extensions PCIE RP Mask Enable/disable DPC Extensions for PCIE Root Ports.

0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.

Definition at line 642 of file FspsUpd.h.

# 10.10.2.158 PcieRpDpcMask

UINT32 FSP\_S\_CONFIG::PcieRpDpcMask

Offset 0x0248 - DPC for PCIE RP Mask Enable/disable Downstream Port Containment for PCIE Root Ports.

0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.

Definition at line 636 of file FspsUpd.h.

### 10.10.2.159 PcieRpFunctionSwap

UINT8 FSP\_S\_CONFIG::PcieRpFunctionSwap

Offset 0x0779 - PCIE Rp Function Swap Allows BIOS to use root port function number swapping when root port of function 0 is disabled.

\$EN DIS

Definition at line 2039 of file FspsUpd.h.

#### 10.10.2.160 PcieRpGen3EqPh3Method

UINT8 FSP\_S\_CONFIG::PcieRpGen3EqPh3Method[24]

Offset 0x0694 - PCIE RP Gen3 Equalization Phase Method PCIe Gen3 Eq Ph3 Method (see PCH\_PCIE\_EQ\_M ← ETHOD).

0: DEPRECATED, hardware equalization; 1: hardware equalization; 4: Fixed Coeficients.

Definition at line 1961 of file FspsUpd.h.

### 10.10.2.161 PcieRpImrEnabled

UINT8 FSP\_S\_CONFIG::PcieRpImrEnabled

Offset 0x077D - PCIE IMR Enables Isolated Memory Region for PCIe.

\$EN DIS

Definition at line 2065 of file FspsUpd.h.

### 10.10.2.162 PcieRpL1Substates

UINT8 FSP\_S\_CONFIG::PcieRpL1Substates[24]

Offset 0x06F4 - PCIE RP L1 Substates The L1 Substates configuration of the root port (see: PCH\_PCIE\_L1SU← BSTATES\_CONTROL).

Default is PchPcieL1SubstatesL1 1 2.

Definition at line 1983 of file FspsUpd.h.

### 10.10.2.163 PcieRpPcieSpeed

UINT8 FSP\_S\_CONFIG::PcieRpPcieSpeed[24]

Offset 0x067C - PCIE RP Pcie Speed Determines each PCIE Port speed capability.

0: Auto; 1: Gen1; 2: Gen2; 3: Gen3 (see: PCH\_PCIE\_SPEED).

Definition at line 1955 of file FspsUpd.h.

# 10.10.2.164 PcieRpPhysicalSlotNumber

UINT8 FSP\_S\_CONFIG::PcieRpPhysicalSlotNumber[24]

Offset 0x06AC - PCIE RP Physical Slot Number Indicates the slot number for the root port.

Default is the value as root port index.

Definition at line 1966 of file FspsUpd.h.

#### 10.10.2.165 PcieRpPtmMask

UINT32 FSP\_S\_CONFIG::PcieRpPtmMask

Offset 0x0244 - PTM for PCIE RP Mask Enable/disable Precision Time Measurement for PCIE Root Ports.

0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.

Definition at line 630 of file FspsUpd.h.

#### 10.10.2.166 PcieSwEqCoeffListCm

UINT8 FSP\_S\_CONFIG::PcieSwEqCoeffListCm[5]

Offset 0x076C - PCIE Sw Eq CoeffList Cm PCH\_PCIE\_EQ\_PARAM.

Coefficient C-1.

Definition at line 2008 of file FspsUpd.h.

## 10.10.2.167 PcieSwEqCoeffListCp

UINT8 FSP\_S\_CONFIG::PcieSwEqCoeffListCp[5]

Offset 0x0771 - PCIE Sw Eq CoeffList Cp PCH PCIE EQ PARAM.

Coefficient C+1.

Definition at line 2013 of file FspsUpd.h.

### 10.10.2.168 PmcCpuC10GatePinEnable

UINT8 FSP\_S\_CONFIG::PmcCpuC10GatePinEnable

Offset 0x08DD - Pmc Cpu C10 Gate Pin Enable Enable/Disable platform support for CPU\_C10\_GATE# pin to control gating of CPU VccIO and VccSTG rails instead of SLP\_S0# pin.

\$EN\_DIS

Definition at line 2793 of file FspsUpd.h.

# 10.10.2.169 PmcDbgMsgEn

UINT8 FSP\_S\_CONFIG::PmcDbgMsgEn

Offset 0x0270 - PMC Debug Message Enable When Enabled, PMC HW will send debug messages to trace hub; When Disabled, PMC HW will never send debug messages to trace hub.

Noted: When Enabled, may not enter S0ix \$EN\_DIS

Definition at line 760 of file FspsUpd.h.

# 10.10.2.170 PmcGrTscEnable

UINT8 FSP\_S\_CONFIG::PmcGrTscEnable

Offset 0x08E1 - Global Reset TSC Enable Enable/Disable PMC Global Reset Three Strike Counter feature.

If enabled, PMC will keep the platform in S5 after the third consecutive type 7 global reset occurs during boot flow \$EN\_DIS

Definition at line 2819 of file FspsUpd.h.

#### 10.10.2.171 PmcModPhySusPgEnable

UINT8 FSP\_S\_CONFIG::PmcModPhySusPgEnable

Offset 0x0348 - ModPHY SUS Power Domain Dynamic Gating Enable/Disable ModPHY SUS Power Domain Dynamic Gating.

Setting not supported on PCH-H. 0: disable, 1: enable \$EN\_DIS

Definition at line 1045 of file FspsUpd.h.

#### 10.10.2.172 PmcPowerButtonDebounce

UINT32 FSP\_S\_CONFIG::PmcPowerButtonDebounce

Offset 0x0254 - Power button debounce configuration Debounce time for PWRBTN in microseconds.

For values not supported by HW, they will be rounded down to closest supported on. 0: disable, 250-1024000us: supported range

Definition at line 659 of file FspsUpd.h.

# 10.10.2.173 PmcV1p05lsExtFetControlEn

UINT8 FSP\_S\_CONFIG::PmcV1p05IsExtFetControlEn

Offset 0x034A - V1p05-IS supply external FET control Enable/Disable control using EXT\_PWR\_GATE2# pin of external FET to power gate v1p05-IS supply.

0: disable, 1: enable \$EN DIS

Definition at line 1059 of file FspsUpd.h.

### 10.10.2.174 PmcV1p05PhyExtFetControlEn

UINT8 FSP\_S\_CONFIG::PmcV1p05PhyExtFetControlEn

Offset 0x0349 - V1p05-PHY supply external FET control Enable/Disable control using EXT\_PWR\_GATE# pin of external FET to power gate v1p05-PHY supply.

0: disable, 1: enable \$EN\_DIS

Definition at line 1052 of file FspsUpd.h.

### 10.10.2.175 PortUsb20Enable

UINT8 FSP\_S\_CONFIG::PortUsb20Enable[16]

Offset 0x0057 - Enable USB2 ports Enable/disable per USB2 ports.

One byte for each port, byte0 for port0, byte1 for port1, and so on.

Definition at line 198 of file FspsUpd.h.

#### 10.10.2.176 PortUsb30Enable

UINT8 FSP\_S\_CONFIG::PortUsb30Enable[10]

Offset 0x0067 - Enable USB3 ports Enable/disable per USB3 ports.

One byte for each port, byte0 for port0, byte1 for port1, and so on.

Definition at line 204 of file FspsUpd.h.

### 10.10.2.177 PpinSupport

UINT8 FSP\_S\_CONFIG::PpinSupport

Offset 0x045C - PpinSupport to view Protected Processor Inventory Number Enable or Disable or Auto (Based on End of Manufacturing flag.

Disabled if this flag is set) for PPIN Support 0: Disable, 1: Enable, 2: Auto

Definition at line 1567 of file FspsUpd.h.

#### 10.10.2.178 Psi1Threshold

UINT16 FSP\_S\_CONFIG::Psi1Threshold[5]

Offset 0x0418 - Power State 1 Threshold current PCODE MMIO Mailbox: Power State 1 current cuttof in 1/4 Amp increments.

Range is 0-128A.

Definition at line 1464 of file FspsUpd.h.

### 10.10.2.179 Psi2Threshold

UINT16 FSP\_S\_CONFIG::Psi2Threshold[5]

Offset 0x0422 - Power State 2 Threshold current PCODE MMIO Mailbox: Power State 2 current cuttof in 1/4 Amp increments.

Range is 0-128A.

Definition at line 1469 of file FspsUpd.h.

#### 10.10.2.180 Psi3Enable

UINT8 FSP\_S\_CONFIG::Psi3Enable[5]

Offset 0x03CB - Power State 3 enable/disable PCODE MMIO Mailbox: Power State 3 enable/disable; 0: Disable; 1: Enable.

For all VR Indexes

Definition at line 1353 of file FspsUpd.h.

#### 10.10.2.181 Psi3Threshold

UINT16 FSP\_S\_CONFIG::Psi3Threshold[5]

Offset 0x042C - Power State 3 Threshold current PCODE MMIO Mailbox: Power State 3 current cuttof in 1/4 Amp increments.

Range is 0-128A.

Definition at line 1474 of file FspsUpd.h.

### 10.10.2.182 PsOnEnable

UINT8 FSP\_S\_CONFIG::PsOnEnable

Offset 0x08DC - Enable PS\_ON.

PS\_ON is a new C10 state from the CPU on desktop SKUs that enables a lower power target that will be required by the California Energy Commission (CEC). When FALSE, PS\_ON is to be disabled. \$EN\_DIS

Definition at line 2786 of file FspsUpd.h.

#### 10.10.2.183 PsysOffset

UINT8 FSP\_S\_CONFIG::PsysOffset

Offset 0x03F4 - Platform Psys offset correction PCODE MMIO Mailbox: Platform Psys offset correction.

**0 - Auto** Units 1/4, Range 0-255. Value of 100 = 100/4 = 25 offset

Definition at line 1407 of file FspsUpd.h.

# 10.10.2.184 PsysSlope

UINT8 FSP\_S\_CONFIG::PsysSlope

Offset 0x03F3 - Platform Psys slope correction PCODE MMIO Mailbox: Platform Psys slope correction.

**0 - Auto** Specified in 1/100 increment values. Range is 0-200. 125 = 1.25

Definition at line 1401 of file FspsUpd.h.

# 10.10.2.185 PxRcConfig

UINT8 FSP\_S\_CONFIG::PxRcConfig[8]

Offset 0x0079 - PIRQx to IRQx Map Config PIRQx to IRQx mapping.

The valid value is 0x00 to 0x0F for each. First byte is for PIRQA, second byte is for PIRQB, and so on. The setting is only available in Legacy 8259 PCI mode.

Definition at line 232 of file FspsUpd.h.

#### 10.10.2.186 RemoteAssistance

UINT8 FSP\_S\_CONFIG::RemoteAssistance

Offset 0x02AC - Remote Assistance Trigger Availablilty Enable/Disable.

0: Disable, 1: enable, Remote Assistance enable/disable state by Mebx \$EN DIS

Definition at line 988 of file FspsUpd.h.

#### 10.10.2.187 RtcBiosInterfaceLock

UINT8 FSP\_S\_CONFIG::RtcBiosInterfaceLock

Offset 0x0518 - RTC BIOS Interface Lock Enable RTC BIOS interface lock.

When set, prevents RTC TS (BUC.TS) from being changed. \$EN DIS

Definition at line 1816 of file FspsUpd.h.

### 10.10.2.188 RtcMemoryLock

UINT8 FSP\_S\_CONFIG::RtcMemoryLock

Offset 0x0519 - RTC Cmos Memory Lock Enable RTC lower and upper 128 byte Lock bits to lock Bytes 38h-3Fh in the upper and and lower 128-byte bank of RTC RAM.

\$EN DIS

Definition at line 1823 of file FspsUpd.h.

# 10.10.2.189 SaPcieComplianceTestMode

UINT8 FSP\_S\_CONFIG::SaPcieComplianceTestMode

Offset 0x09B1 - PCIE Compliance Test Mode Compliance Test Mode shall be enabled when using Compliance Load Board.

\$EN DIS

Definition at line 2910 of file FspsUpd.h.

#### 10.10.2.190 SaPcieDeviceOverrideTablePtr

UINT32 FSP\_S\_CONFIG::SaPcieDeviceOverrideTablePtr

Offset 0x09B4 - Pch PCIE device override table pointer The PCIe device table is being used to override PCIe device ASPM settings.

This is a pointer points to a 32bit address. And it's only used in PostMem phase. Please refer to SA\_PCIE\_DEVI ← CE\_OVERRIDE structure for the table. Last entry Vendorld must be 0.

Definition at line 2930 of file FspsUpd.h.

#### 10.10.2.191 SaPcieDisableRootPortClockGating

UINT8 FSP\_S\_CONFIG::SaPcieDisableRootPortClockGating

Offset 0x09AF - PCIE Disable RootPort Clock Gating Describes whether the PCI Express Clock Gating for each root port is enabled by platform modules.

0: Disable; 1: Enable. \$EN\_DIS

Definition at line 2897 of file FspsUpd.h.

# 10.10.2.192 SaPcieDisableRootPortPowerGating

UINT8 FSP\_S\_CONFIG::SaPcieDisableRootPortPowerGating

Offset 0x09B0 - PCIE Disable RootPort Power Gating Describes whether the PCI Express Power Gating for each root port is enabled by platform modules.

0: Disable; 1: Enable. \$EN\_DIS

Definition at line 2904 of file FspsUpd.h.

#### 10.10.2.193 SaPcieEnablePeerMemoryWrite

UINT8 FSP\_S\_CONFIG::SaPcieEnablePeerMemoryWrite

Offset 0x09B2 - PCIE Enable Peer Memory Write This member describes whether Peer Memory Writes are enabled on the platform.

\$EN\_DIS

Definition at line 2916 of file FspsUpd.h.

#### 10.10.2.194 SaPcieEqPh3LaneParamCm

UINT8 FSP\_S\_CONFIG::SaPcieEqPh3LaneParamCm[32]

Offset 0x08E3 - PCIE Eq Ph3 Lane Param Cm SA\_PCIE\_EQ\_LANE\_PARAM.

Coefficient C-1.

Definition at line 2831 of file FspsUpd.h.

## 10.10.2.195 SaPcieEqPh3LaneParamCp

UINT8 FSP\_S\_CONFIG::SaPcieEqPh3LaneParamCp[32]

Offset 0x0903 - PCIE Eq Ph3 Lane Param Cp SA\_PCIE\_EQ\_LANE\_PARAM.

Coefficient C+1.

Definition at line 2836 of file FspsUpd.h.

#### 10.10.2.196 SaPcieGen3EndPointHint

UINT8 FSP\_S\_CONFIG::SaPcieGen3EndPointHint[20]

Offset 0x0987 - Pcie Gen3 End port Hint values per lane Used for programming Pcie Gen3 Hint values per lane.

Range: 0-6, 2 is default for each lane

Definition at line 2885 of file FspsUpd.h.

### 10.10.2.197 SaPcieGen3EndPointPreset

UINT8 FSP\_S\_CONFIG::SaPcieGen3EndPointPreset[20]

Offset 0x095F - Pcie Gen3 End port preset values per lane Used for programming Pcie Gen3 preset values per lane.

Range: 0-9, 7 is default for each lane

Definition at line 2874 of file FspsUpd.h.

### 10.10.2.198 SaPcieGen3ProgramStaticEq

UINT8 FSP\_S\_CONFIG::SaPcieGen3ProgramStaticEq

Offset 0x077A - Enable/Disable PEG GEN3 Static EQ Phase1 programming Program Gen3 EQ Phase1 Static Presets.

Disabled(0x0): Disable EQ Phase1 Static Presets Programming, Enabled(0x1)(Default): Enable EQ Phase1 Static Presets Programming \$EN DIS

Definition at line 2046 of file FspsUpd.h.

#### 10.10.2.199 SaPcieGen3RootPortPreset

UINT8 FSP\_S\_CONFIG::SaPcieGen3RootPortPreset[20]

Offset 0x0937 - Gen3 Root port preset values per lane Used for programming Pcie Gen3 preset values per lane.

Range: 0-9, 8 is default for each lane

Definition at line 2862 of file FspsUpd.h.

# 10.10.2.200 SaPcieGen4EndPointHint

UINT8 FSP\_S\_CONFIG::SaPcieGen4EndPointHint[20]

Offset 0x099B - Pcie Gen4 End port Hint values per lane Used for programming Pcie Gen4 Hint values per lane.

Range: 0-6, 2 is default for each lane

Definition at line 2890 of file FspsUpd.h.

#### 10.10.2.201 SaPcieGen4EndPointPreset

UINT8 FSP\_S\_CONFIG::SaPcieGen4EndPointPreset[20]

Offset 0x0973 - Pcie Gen4 End port preset values per lane Used for programming Pcie Gen4 preset values per lane.

Range: 0-9, 7 is default for each lane

Definition at line 2880 of file FspsUpd.h.

## 10.10.2.202 SaPcieGen4ProgramStaticEq

UINT8 FSP\_S\_CONFIG::SaPcieGen4ProgramStaticEq

Offset 0x077B - Enable/Disable GEN4 Static EQ Phase1 programming Program Gen4 EQ Phase1 Static Presets.

Disabled(0x0): Disable EQ Phase1 Static Presets Programming, Enabled(0x1)(Default): Enable EQ Phase1 Static Presets Programming \$EN DIS

Definition at line 2053 of file FspsUpd.h.

#### 10.10.2.203 SaPcieGen4RootPortPreset

UINT8 FSP\_S\_CONFIG::SaPcieGen4RootPortPreset[20]

Offset 0x094B - Pcie Gen4 Root port preset values per lane Used for programming Pcie Gen4 preset values per lane.

Range: 0-9, 8 is default for each lane

Definition at line 2868 of file FspsUpd.h.

#### 10.10.2.204 SaPcieHwEqGen3CoeffListCm

UINT8 FSP\_S\_CONFIG::SaPcieHwEqGen3CoeffListCm[5]

Offset 0x0923 - PCIE Hw Eq Gen3 CoeffList Cm SA\_PCIE\_EQ\_PARAM.

Coefficient C-1.

Definition at line 2841 of file FspsUpd.h.

## 10.10.2.205 SaPcieHwEqGen3CoeffListCp

UINT8 FSP\_S\_CONFIG::SaPcieHwEqGen3CoeffListCp[5]

Offset 0x0928 - PCIE Hw Eq Gen3 CoeffList Cp SA\_PCIE\_EQ\_PARAM.

Coefficient C+1.

Definition at line 2846 of file FspsUpd.h.

### 10.10.2.206 SaPcieHwEqGen4CoeffListCm

UINT8 FSP\_S\_CONFIG::SaPcieHwEqGen4CoeffListCm[5]

Offset 0x092D - PCIE Hw Eq Gen4 CoeffList Cm SA\_PCIE\_EQ\_PARAM.

Coefficient C-1.

Definition at line 2851 of file FspsUpd.h.

### 10.10.2.207 SaPcieHwEqGen4CoeffListCp

UINT8 FSP\_S\_CONFIG::SaPcieHwEqGen4CoeffListCp[5]

Offset 0x0932 - PCIE Hw Eq Gen4 CoeffList Cp SA\_PCIE\_EQ\_PARAM.

Coefficient C+1.

Definition at line 2856 of file FspsUpd.h.

### 10.10.2.208 SaPcieRpAspm

UINT8 FSP\_S\_CONFIG::SaPcieRpAspm[4]

Offset 0x0A18 - PCIE RP Aspm The ASPM configuration of the root port (see: PCH\_PCIE\_ASPM\_CONTROL).

Default is PchPcieAspmAutoConfig.

Definition at line 3069 of file FspsUpd.h.

### 10.10.2.209 SaPcieRpDpcEnabled

UINT8 FSP\_S\_CONFIG::SaPcieRpDpcEnabled[4]

Offset 0x09EC - DPC for PCIE RP Mask Enable/disable Downstream Port Containment for PCIE Root Ports.

0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.

Definition at line 3001 of file FspsUpd.h.

#### 10.10.2.210 SaPcieRpDpcExtensionsEnabled

UINT8 FSP\_S\_CONFIG::SaPcieRpDpcExtensionsEnabled[4]

Offset 0x09F0 - DPC Extensions PCIE RP Mask Enable/disable DPC Extensions for PCIE Root Ports.

0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.

Definition at line 3007 of file FspsUpd.h.

# 10.10.2.211 SaPcieRpFunctionSwap

UINT8 FSP\_S\_CONFIG::SaPcieRpFunctionSwap

Offset 0x09B3 - PCIE Rp Function Swap Allows BIOS to use root port function number swapping when root port of function 0 is disabled.

\$EN DIS

Definition at line 2923 of file FspsUpd.h.

#### 10.10.2.212 SaPcieRpGen3EqPh23Enable

UINT8 FSP\_S\_CONFIG::SaPcieRpGen3EqPh23Enable[4]

Offset 0x0A0C - Phase2-3 RP Gen3 EQ enable Phase2-3 Gen3 EQ enable.

Disabled(0x0): Disable Phase2-3, Enabled(0x1): Enable Phase2-3, Auto(0x2)(Default): Use the current default method 0:Disable, 1:Enable, 2:Auto

Definition at line 3051 of file FspsUpd.h.

### 10.10.2.213 SaPcieRpGen3EqPh3Enable

UINT8 FSP\_S\_CONFIG::SaPcieRpGen3EqPh3Enable[4]

Offset 0x0A04 - Phase3 RP Gen3 EQ enable Phase3 Gen3 EQ enable.

Disabled(0x0): Disable phase 3, Enabled(0x1): Enable phase 3, Auto(0x2)(Default): Use the current default method 0:Disable, 1:Enable, 2:Auto

Definition at line 3037 of file FspsUpd.h.

### 10.10.2.214 SaPcieRpGen3EqPh3Method

UINT8 FSP\_S\_CONFIG::SaPcieRpGen3EqPh3Method[4]

Offset 0x09FC - PCIE RP Gen3 Equalization Phase Method PCIe Gen3 Eq Ph3 Method (see SA\_PCIE\_EQ\_ME ← THOD).

0: DEPRECATED, hardware equalization; 1: hardware equalization; 4: Fixed Coeficients.

Definition at line 3024 of file FspsUpd.h.

#### 10.10.2.215 SaPcieRpGen4EqPh23Enable

UINT8 FSP\_S\_CONFIG::SaPcieRpGen4EqPh23Enable[4]

Offset 0x0A10 - Phase2-3 RP Gen4 EQ enable Phase2-3 Gen4 EQ enable.

Disabled(0x0): Disable Phase2-3, Enabled(0x1): Enable Phase2-3, Auto(0x2)(Default): Use the current default method 0:Disable, 1:Enable, 2:Auto

Definition at line 3058 of file FspsUpd.h.

#### 10.10.2.216 SaPcieRpGen4EqPh3Enable

UINT8 FSP\_S\_CONFIG::SaPcieRpGen4EqPh3Enable[4]

Offset 0x0A08 - Phase3 RP Gen4 EQ enable Phase3 Gen4 EQ enable.

Disabled(0x0): Disable phase 3, Enabled(0x1): Enable phase 3, Auto(0x2)(Default): Use the current default method 0:Disable, 1:Enable, 2:Auto

Definition at line 3044 of file FspsUpd.h.

### 10.10.2.217 SaPcieRpGen4EqPh3Method

```
UINT8 FSP_S_CONFIG::SaPcieRpGen4EqPh3Method[4]
```

Offset 0x0A00 - PCIE RP Gen4 Equalization Phase Method PCIe Gen4 Eq Ph3 Method (see SA\_PCIE\_EQ\_ME ← THOD).

0: DEPRECATED, hardware equalization; 1: hardware equalization; 4: Fixed Coeficients.

Definition at line 3030 of file FspsUpd.h.

### 10.10.2.218 SaPcieRpL1Substates

```
UINT8 FSP_S_CONFIG::SaPcieRpL1Substates[4]
```

Offset 0x0A1C - PCIE RP L1 Substates The L1 Substates configuration of the root port (see: SA\_PCIE\_L1SUB⇔ STATES\_CONTROL).

Default is SaPcieL1SubstatesL1 1 2.

Definition at line 3075 of file FspsUpd.h.

### 10.10.2.219 SaPcieRpPcieSpeed

```
UINT8 FSP_S_CONFIG::SaPcieRpPcieSpeed[4]
```

Offset 0x09F8 - PCIE RP Pcie Speed Determines each PCIE Port speed capability.

0: Auto; 1: Gen1; 2: Gen2; 3: Gen3; 4: Gen4 (see: SA\_PCIE\_SPEED).

Definition at line 3018 of file FspsUpd.h.

# 10.10.2.220 SaPcieRpPhysicalSlotNumber

```
UINT8 FSP_S_CONFIG::SaPcieRpPhysicalSlotNumber[4]
```

Offset 0x0A14 - PCIE RP Physical Slot Number Indicates the slot number for the root port.

Default is the value as root port index.

Definition at line 3063 of file FspsUpd.h.

# 10.10.2.221 SaPcieRpPtmEnabled

```
UINT8 FSP_S_CONFIG::SaPcieRpPtmEnabled[4]
```

Offset 0x0A28 - PTM for PCIE RP Mask Enable/disable Precision Time Measurement for PCIE Root Ports.

0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.

Definition at line 3091 of file FspsUpd.h.

### 10.10.2.222 SaPcieRpVcEnabled

UINT8 FSP\_S\_CONFIG::SaPcieRpVcEnabled[4]

Offset 0x0A34 - VC for PCIE RP Mask Enable/disable Virtual Channel for PCIE Root Ports.

0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on.

Definition at line 3104 of file FspsUpd.h.

### 10.10.2.223 SataEnable

UINT8 FSP\_S\_CONFIG::SataEnable

Offset 0x008D - Enable SATA Enable/disable SATA controller.

\$EN\_DIS

Definition at line 278 of file FspsUpd.h.

#### 10.10.2.224 SataLedEnable

UINT8 FSP\_S\_CONFIG::SataLedEnable

Offset 0x029C - SATA LED SATA LED indicating SATA controller activity.

0: disable, 1: enable \$EN\_DIS

Definition at line 904 of file FspsUpd.h.

## 10.10.2.225 SataMode

UINT8 FSP\_S\_CONFIG::SataMode

Offset 0x008E - SATA Mode Select SATA controller working mode.

0:AHCI, 1:RAID

Definition at line 284 of file FspsUpd.h.

# 10.10.2.226 SataP0TDispFinit

UINT8 FSP\_S\_CONFIG::SataPOTDispFinit

Offset 0x0822 - Port 0 Alternate Fast Init Tdispatch Port 0 Alternate Fast Init Tdispatch.

\$EN\_DIS

Definition at line 2538 of file FspsUpd.h.

### 10.10.2.227 SataP1TDispFinit

UINT8 FSP\_S\_CONFIG::SataP1TDispFinit

Offset 0x0824 - Port 1 Alternate Fast Init Tdispatch Port 1 Alternate Fast Init Tdispatch.

\$EN DIS

Definition at line 2549 of file FspsUpd.h.

#### 10.10.2.228 SataPortsDevSlp

UINT8 FSP\_S\_CONFIG::SataPortsDevSlp[8]

Offset 0x004F - Enable SATA DEVSLP Feature Enable/disable SATA DEVSLP per port.

0 is disable, 1 is enable. One byte for each port, byte0 for port0, byte1 for port1, and so on.

Definition at line 192 of file FspsUpd.h.

#### 10.10.2.229 SataPortsDmVal

UINT8 FSP\_S\_CONFIG::SataPortsDmVal[8]

Offset 0x07C9 - Enable SATA Port DmVal DITO multiplier.

Default is 15.

Definition at line 2260 of file FspsUpd.h.

# 10.10.2.230 SataPortsEnable

UINT8 FSP\_S\_CONFIG::SataPortsEnable[8]

Offset 0x0047 - Enable SATA ports Enable/disable SATA ports.

One byte for each port, byte0 for port0, byte1 for port1, and so on.

Definition at line 186 of file FspsUpd.h.

# 10.10.2.231 SataPwrOptEnable

UINT8 FSP\_S\_CONFIG::SataPwrOptEnable

Offset 0x0796 - PCH Sata Pwr Opt Enable SATA Power Optimizer on PCH side.

\$EN\_DIS

Definition at line 2214 of file FspsUpd.h.

# 10.10.2.232 SataRstHddUnlock

UINT8 FSP\_S\_CONFIG::SataRstHddUnlock

Offset 0x07F2 - PCH Sata Rst Hdd Unlock Indicates that the HDD password unlock in the OS is enabled.

\$EN\_DIS

Definition at line 2327 of file FspsUpd.h.

10.10.2.233 SataRstInterrupt

UINT8 FSP\_S\_CONFIG::SataRstInterrupt

Offset 0x08DA - SATA RST Interrupt Mode Allowes to choose which interrupts will be implemented by SATA controller in RAID mode.

0:Msix, 1:Msi, 2:Legacy

Definition at line 2770 of file FspsUpd.h.

10.10.2.234 SataRstIrrt

UINT8 FSP\_S\_CONFIG::SataRstIrrt

Offset 0x07EF - PCH Sata Rst Irrt Intel Rapid Recovery Technology.

\$EN\_DIS

Definition at line 2310 of file FspsUpd.h.

10.10.2.235 SataRstIrrtOnly

UINT8 FSP\_S\_CONFIG::SataRstIrrtOnly

Offset 0x07F4 - PCH Sata Rst Irrt Only Allow only IRRT drives to span internal and external ports.

\$EN\_DIS

Definition at line 2340 of file FspsUpd.h.

10.10.2.236 SataRstLedLocate

UINT8 FSP\_S\_CONFIG::SataRstLedLocate

Offset 0x07F3 - PCH Sata Rst Led Locate Indicates that the LED/SGPIO hardware is attached and ping to locate feature is enabled on the OS.

\$EN\_DIS

Definition at line 2334 of file FspsUpd.h.

10.10.2.237 SataRstOromUiBanner

UINT8 FSP\_S\_CONFIG::SataRstOromUiBanner

Offset 0x07F0 - PCH Sata Rst Orom Ui Banner OROM UI and BANNER.

\$EN\_DIS

Definition at line 2316 of file FspsUpd.h.

# 10.10.2.238 SataRstPcieDeviceResetDelay

UINT8 FSP\_S\_CONFIG::SataRstPcieDeviceResetDelay[3]

Offset 0x07FC - PCH Sata Rst Pcie Device Reset Delay PCIe Storage Device Reset Delay in milliseconds.

Default value is 100ms

Definition at line 2361 of file FspsUpd.h.

#### 10.10.2.239 SataRstRaid0

UINT8 FSP\_S\_CONFIG::SataRstRaid0

Offset 0x07EB - PCH Sata Rst Raid0 RAID0.

\$EN\_DIS

Definition at line 2286 of file FspsUpd.h.

### 10.10.2.240 SataRstRaid1

UINT8 FSP\_S\_CONFIG::SataRstRaid1

Offset 0x07EC - PCH Sata Rst Raid1 RAID1.

\$EN\_DIS

Definition at line 2292 of file FspsUpd.h.

#### 10.10.2.241 SataRstRaid10

UINT8 FSP\_S\_CONFIG::SataRstRaid10

Offset 0x07ED - PCH Sata Rst Raid10 RAID10.

\$EN\_DIS

Definition at line 2298 of file FspsUpd.h.

## 10.10.2.242 SataRstRaid5

UINT8 FSP\_S\_CONFIG::SataRstRaid5

Offset 0x07EE - PCH Sata Rst Raid5 RAID5.

\$EN\_DIS

Definition at line 2304 of file FspsUpd.h.

#### 10.10.2.243 SataRstRaidDeviceId

UINT8 FSP\_S\_CONFIG::SataRstRaidDeviceId

Offset 0x07EA - PCH Sata Rst Raid Alternate Id Enable RAID Alternate ID.

\$EN DIS

Definition at line 2280 of file FspsUpd.h.

#### 10.10.2.244 SataRstSmartStorage

UINT8 FSP\_S\_CONFIG::SataRstSmartStorage

Offset 0x07F5 - PCH Sata Rst Smart Storage RST Smart Storage caching Bit.

\$EN\_DIS

Definition at line 2346 of file FspsUpd.h.

## 10.10.2.245 SataSalpSupport

UINT8 FSP\_S\_CONFIG::SataSalpSupport

Offset 0x0045 - Enable SATA SALP Support Enable/disable SATA Aggressive Link Power Management.

\$EN\_DIS

Definition at line 174 of file FspsUpd.h.

# 10.10.2.246 SataThermalSuggestedSetting

 ${\tt UINT8\ FSP\_S\_CONFIG::SataThermalSuggestedSetting}$ 

Offset 0x0825 - Sata Thermal Throttling Suggested Setting Sata Thermal Throttling Suggested Setting.

\$EN DIS

Definition at line 2555 of file FspsUpd.h.

# 10.10.2.247 ScilrqSelect

UINT8 FSP\_S\_CONFIG::SciIrqSelect

Offset 0x0082 - Select ScilrqSelect SCI IRQ Select.

The valid value is 9, 10, 11, and 20, 21, 22, 23 for APIC only.

Definition at line 242 of file FspsUpd.h.

# 10.10.2.248 ScsEmmcEnabled

UINT8 FSP\_S\_CONFIG::ScsEmmcEnabled

Offset 0x0036 - Enable eMMC Controller Enable/disable eMMC Controller.

## \$EN\_DIS

Definition at line 130 of file FspsUpd.h.

#### 10.10.2.249 ScsEmmcHs400Enabled

UINT8 FSP\_S\_CONFIG::ScsEmmcHs400Enabled

Offset 0x0037 - Enable eMMC HS400 Mode Enable eMMC HS400 Mode.

\$EN\_DIS

Definition at line 136 of file FspsUpd.h.

### 10.10.2.250 ScsSdCardEnabled

UINT8 FSP\_S\_CONFIG::ScsSdCardEnabled

Offset 0x0038 - Enable SdCard Controller Enable/disable SD Card Controller.

\$EN DIS

Definition at line 142 of file FspsUpd.h.

#### 10.10.2.251 SendEcCmd

UINT64 FSP\_S\_CONFIG::SendEcCmd

Offset 0x0888 - SendEcCmd SendEcCmd function pointer.

Definition at line 2688 of file FspsUpd.h.

# 10.10.2.252 SendVrMbxCmd

UINT8 FSP\_S\_CONFIG::SendVrMbxCmd

Offset 0x044C - Enable VR specific mailbox command VR specific mailbox commands.

**00b - no VR specific command sent.** 01b - A VR mailbox command specifically for the MPS IMPV8 VR will be sent. 10b - VR specific command sent for PS4 exit issue. 11b - Reserved. \$EN\_DIS

Definition at line 1506 of file FspsUpd.h.

# 10.10.2.253 SerialloDebugUartNumber

UINT8 FSP\_S\_CONFIG::SerialIoDebugUartNumber

Offset 0x0178 - UART Number For Debug Purpose UART number for debug purpose.

0:UART0, 1:UART1, 2:UART2, 3:UART3, 4:UART4, 5:UART5, 6:UART6. Note: If UART0 is selected as CNVi BT Core interface, it cannot be used for debug purpose. 0:UART0, 1:UART1, 2:UART2, 3:UART3, 4:UART4, 5:UART5, 6:UART6

Definition at line 452 of file FspsUpd.h.

#### 10.10.2.254 Seriallol2cMode

UINT8 FSP\_S\_CONFIG::SerialIoI2cMode[8]

Offset 0x0179 - I2Cn Device Mode Selects I2c operation mode.

N represents controller index: I2c0, I2c1, ... Available modes: 0:SerialIoI2cDisabled, 1:SerialIoI2cPci, 2:SerialIo← I2cHidden

Definition at line 458 of file FspsUpd.h.

## 10.10.2.255 SerialloSpi0CsEnable

UINT8 FSP\_S\_CONFIG::SerialIoSpi0CsEnable[2]

Offset 0x00A4 - SPI0 Chip Select Enable 0:Disabled, 1:Enabled.

Enables GPIO for CS0 or CS1 if it is Enabled

Definition at line 337 of file FspsUpd.h.

# 10.10.2.256 SerialloSpi0CsPolarity

UINT8 FSP\_S\_CONFIG::SerialIoSpi0CsPolarity[2]

Offset 0x0096 - SPI0 Chip Select Polarity Sets polarity for each chip Select.

Available options: 0:PchSerialloCsActiveLow, 1:PchSerialloCsActiveHigh

Definition at line 296 of file FspsUpd.h.

## 10.10.2.257 SerialloSpi1CsEnable

UINT8 FSP\_S\_CONFIG::SerialIoSpi1CsEnable[2]

Offset 0x00A6 - SPI1 Chip Select Enable 0:Disabled, 1:Enabled.

Enables GPIO for CS0 or CS1 if it is Enabled

Definition at line 342 of file FspsUpd.h.

#### 10.10.2.258 SerialloSpi1CsPolarity

UINT8 FSP\_S\_CONFIG::SerialIoSpi1CsPolarity[2]

Offset 0x0098 - SPI1 Chip Select Polarity Sets polarity for each chip Select.

Available options: 0:PchSerialloCsActiveLow, 1:PchSerialloCsActiveHigh

Definition at line 302 of file FspsUpd.h.

## 10.10.2.259 SerialloSpi2CsEnable

UINT8 FSP\_S\_CONFIG::SerialIoSpi2CsEnable[2]

Offset 0x00A8 - SPI2 Chip Select Enable 0:Disabled, 1:Enabled.

Enables GPIO for CS0 or CS1 if it is Enabled

Definition at line 347 of file FspsUpd.h.

# 10.10.2.260 SerialloSpi2CsPolarity

UINT8 FSP\_S\_CONFIG::SerialIoSpi2CsPolarity[2]

Offset 0x009A - SPI2 Chip Select Polarity Sets polarity for each chip Select.

Available options: 0:PchSerialloCsActiveLow, 1:PchSerialloCsActiveHigh

Definition at line 308 of file FspsUpd.h.

# 10.10.2.261 SerialloSpi3CsEnable

UINT8 FSP\_S\_CONFIG::SerialIoSpi3CsEnable[2]

Offset 0x00AA - SPI3 Chip Select Enable 0:Disabled, 1:Enabled.

Enables GPIO for CS0 or CS1 if it is Enabled

Definition at line 352 of file FspsUpd.h.

# 10.10.2.262 SerialloSpi3CsPolarity

UINT8 FSP\_S\_CONFIG::SerialIoSpi3CsPolarity[2]

Offset 0x009C - SPI3 Chip Select Polarity Sets polarity for each chip Select.

Available options: 0:PchSerialloCsActiveLow, 1:PchSerialloCsActiveHigh

Definition at line 314 of file FspsUpd.h.

# 10.10.2.263 SerialloSpi4CsEnable

UINT8 FSP\_S\_CONFIG::SerialIoSpi4CsEnable[2]

Offset 0x00AC - SPI4 Chip Select Enable 0:Disabled, 1:Enabled.

Enables GPIO for CS0 or CS1 if it is Enabled

Definition at line 357 of file FspsUpd.h.

#### 10.10.2.264 SerialloSpi4CsPolarity

UINT8 FSP\_S\_CONFIG::SerialIoSpi4CsPolarity[2]

Offset 0x009E - SPI4 Chip Select Polarity Sets polarity for each chip Select.

Available options: 0:PchSerialloCsActiveLow, 1:PchSerialloCsActiveHigh

Definition at line 320 of file FspsUpd.h.

#### 10.10.2.265 SerialloSpi5CsEnable

UINT8 FSP\_S\_CONFIG::SerialIoSpi5CsEnable[2]

Offset 0x00AE - SPI5 Chip Select Enable 0:Disabled, 1:Enabled.

Enables GPIO for CS0 or CS1 if it is Enabled

Definition at line 362 of file FspsUpd.h.

## 10.10.2.266 SerialloSpi5CsPolarity

UINT8 FSP\_S\_CONFIG::SerialIoSpi5CsPolarity[2]

Offset 0x00A0 - SPI5 Chip Select Polarity Sets polarity for each chip Select.

Available options: 0:PchSerialloCsActiveLow, 1:PchSerialloCsActiveHigh

Definition at line 326 of file FspsUpd.h.

# 10.10.2.267 SerialloSpi6CsEnable

UINT8 FSP\_S\_CONFIG::SerialIoSpi6CsEnable[2]

Offset 0x00B0 - SPI6 Chip Select Enable 0:Disabled, 1:Enabled.

Enables GPIO for CS0 or CS1 if it is Enabled

Definition at line 367 of file FspsUpd.h.

# 10.10.2.268 SerialloSpi6CsPolarity

UINT8 FSP\_S\_CONFIG::SerialIoSpi6CsPolarity[2]

Offset 0x00A2 - SPI6 Chip Select Polarity Sets polarity for each chip Select.

Available options: 0:PchSerialloCsActiveLow, 1:PchSerialloCsActiveHigh

Definition at line 332 of file FspsUpd.h.

# 10.10.2.269 SerialloSpiDefaultCsOutput

UINT8 FSP\_S\_CONFIG::SerialIoSpiDefaultCsOutput[7]

Offset 0x00B2 - SPIn Default Chip Select Output Sets Default CS as Output.

N represents controller index: SPI0, SPI1, ... Available options: 0:CS0, 1:CS1

Definition at line 373 of file FspsUpd.h.

## 10.10.2.270 SerialloSpiMode

```
UINT8 FSP_S_CONFIG::SerialIoSpiMode[7]
```

Offset 0x008F - SPIn Device Mode Selects SPI operation mode.

N represents controller index: SPI0, SPI1, ... Available modes: 0:SerialloSpiDisabled, 1:SerialloSpiPci, 2:Serial⇔ loSpiHidden

Definition at line 290 of file FspsUpd.h.

## 10.10.2.271 SerialloUartCtsPinMuxPolicy

```
UINT32 FSP_S_CONFIG::SerialIoUartCtsPinMuxPolicy[7]
```

Offset 0x0124 - SerialloUartCtsPinMuxPolicy Select Seriallo Uart Cts pin muxing.

Refer to GPIO\_\*\_MUXING\_SERIALIO\_UARTx\_CTS\* for possible values.

Definition at line 432 of file FspsUpd.h.

#### 10.10.2.272 SerialloUartDataBits

```
UINT8 FSP_S_CONFIG::SerialIoUartDataBits[7]
```

Offset 0x00E3 - Default DataBits for each Serial IO UART Set default word length.

0: Default, 5,6,7,8

Definition at line 395 of file FspsUpd.h.

# 10.10.2.273 SerialloUartDmaEnable

```
UINT8 FSP_S_CONFIG::SerialIoUartDmaEnable[7]
```

Offset 0x00F8 - Enable Dma for each Serial IO UART that supports it Set DMA/PIO mode.

0: Disabled, 1: Enabled

Definition at line 411 of file FspsUpd.h.

#### 10.10.2.274 SerialloUartMode

```
UINT8 FSP_S_CONFIG::SerialIoUartMode[7]
```

Offset 0x00B9 - UARTn Device Mode Selects Uart operation mode.

N represents controller index: Uart0, Uart1, ... Available modes: 0:SerialloUartDisabled, 1:SerialloUartPci, 2←:SerialloUartHidden, 3:SerialloUartCom, 4:SerialloUartSkipInit

Definition at line 380 of file FspsUpd.h.

## 10.10.2.275 SerialloUartParity

UINT8 FSP\_S\_CONFIG::SerialIoUartParity[7]

Offset 0x00DC - Default ParityType for each Serial IO UART Set default Parity.

0: DefaultParity, 1: NoParity, 2: EvenParity, 3: OddParity

Definition at line 390 of file FspsUpd.h.

#### 10.10.2.276 SerialloUartPowerGating

UINT8 FSP\_S\_CONFIG::SerialIoUartPowerGating[7]

Offset 0x00F1 - Power Gating mode for each Serial IO UART that works in COM mode Set Power Gating.

0: Disabled, 1: Enabled, 2: Auto

Definition at line 406 of file FspsUpd.h.

#### 10.10.2.277 SerialloUartRtsPinMuxPolicy

UINT32 FSP\_S\_CONFIG::SerialIoUartRtsPinMuxPolicy[7]

Offset 0x0108 - SerialloUartRtsPinMuxPolicy Select Seriallo Uart Rts pin muxing.

Refer to GPIO\_\*\_MUXING\_SERIALIO\_UARTx\_RTS\* for possible values.

Definition at line 426 of file FspsUpd.h.

# 10.10.2.278 SerialloUartRxPinMuxPolicy

UINT32 FSP\_S\_CONFIG::SerialIoUartRxPinMuxPolicy[7]

Offset 0x0140 - SerialloUartRxPinMuxPolicy Select Seriallo Uart Rx pin muxing.

Refer to GPIO\_\*\_MUXING\_SERIALIO\_UARTx\_RX\* for possible values.

Definition at line 438 of file FspsUpd.h.

# 10.10.2.279 SerialloUartStopBits

UINT8 FSP\_S\_CONFIG::SerialIoUartStopBits[7]

Offset 0x00EA - Default StopBits for each Serial IO UART Set default stop bits.

0: DefaultStopBits, 1: OneStopBit, 2: OneFiveStopBits, 3: TwoStopBits

Definition at line 401 of file FspsUpd.h.

## 10.10.2.280 SerialloUartTxPinMuxPolicy

UINT32 FSP\_S\_CONFIG::SerialIoUartTxPinMuxPolicy[7]

Offset 0x015C - SerialloUartTxPinMuxPolicy Select Seriallo Uart Tx pin muxing.

Refer to GPIO\_\*\_MUXING\_SERIALIO\_UARTx\_TX\* for possible values.

Definition at line 444 of file FspsUpd.h.

## 10.10.2.281 ShowSpiController

UINT8 FSP\_S\_CONFIG::ShowSpiController

Offset 0x0039 - Show SPI controller Enable/disable to show SPI controller.

\$EN\_DIS

Definition at line 148 of file FspsUpd.h.

# 10.10.2.282 SiCsmFlag

UINT8 FSP\_S\_CONFIG::SiCsmFlag

Offset 0x08D0 - Si Config CSM Flag.

Platform specific common policies that used by several silicon components. CSM status flag. \$EN\_DIS

Definition at line 2752 of file FspsUpd.h.

## 10.10.2.283 SkipMpInit

UINT8 FSP\_S\_CONFIG::SkipMpInit

Offset 0x044F - Skip Multi-Processor Initialization When this is skipped, boot loader must initialize processors before SilicionInit API.

0: Initialize; 1: Skip \$EN\_DIS

Definition at line 1524 of file FspsUpd.h.

## 10.10.2.284 SlowSlewRateForFivr

UINT8 FSP\_S\_CONFIG::SlowSlewRateForFivr

Offset 0x0454 - Slew Rate configuration for Deep Package C States for VR FIVR domain Slew Rate configuration for Deep Package C States for VR FIVR domain based on Acoustic Noise Mitigation feature enabled.

0: Fast/2; 1: Fast/4; 2: Fast/8; 3: Fast/16 0: Fast/2, 1: Fast/4, 2: Fast/8, 3: Fast/16

Definition at line 1551 of file FspsUpd.h.

# 10.10.2.285 SlowSlewRateForGt

UINT8 FSP\_S\_CONFIG::SlowSlewRateForGt

Offset 0x03F8 - Slew Rate configuration for Deep Package C States for VR GT domain Slew Rate configuration for Deep Package C States for VR GT domain based on Acoustic Noise Mitigation feature enabled.

0: Fast/2; 1: Fast/4; 2: Fast/8; 3: Fast/16 0: Fast/2, 1: Fast/4, 2: Fast/8, 3: Fast/16

Definition at line 1434 of file FspsUpd.h.

#### 10.10.2.286 SlowSlewRateForla

UINT8 FSP\_S\_CONFIG::SlowSlewRateForIa

Offset 0x03F7 - Slew Rate configuration for Deep Package C States for VR IA domain Slew Rate configuration for Deep Package C States for VR IA domain based on Acoustic Noise Mitigation feature enabled.

0: Fast/2; 1: Fast/4; 2: Fast/8; 3: Fast/16 0: Fast/2, 1: Fast/4, 2: Fast/8, 3: Fast/16

Definition at line 1427 of file FspsUpd.h.

# 10.10.2.287 SlowSlewRateForSa

UINT8 FSP\_S\_CONFIG::SlowSlewRateForSa

Offset 0x03F9 - Slew Rate configuration for Deep Package C States for VR SA domain Slew Rate configuration for Deep Package C States for VR SA domain based on Acoustic Noise Mitigation feature enabled.

0: Fast/2; 1: Fast/4; 2: Fast/8; 3: Fast/16 0: Fast/2, 1: Fast/4, 2: Fast/8, 3: Fast/16

Definition at line 1441 of file FspsUpd.h.

## 10.10.2.288 SlpS0DisQForDebug

UINT8 FSP\_S\_CONFIG::SlpS0DisQForDebug

Offset 0x078A - S0ix Override Settings 'No Change' will keep PMC BWG settings.

Or select the desired debug probe type for S0ix Override settings.

Reminder: DCI OOB (aka BSSB) uses CCA probe. 0:No Change, 1:DCI OOB, 2:USB2 DbC

Definition at line 2142 of file FspsUpd.h.

## 10.10.2.289 SIpS0Override

UINT8 FSP\_S\_CONFIG::SlpS0Override

Offset 0x0789 - SLP\_S0# Override Enabled will toggle SLP\_S0# assertion Disabled will enable SLP\_S0# assertion when debug is enabled.

0:Disabled, 1:Enabled

Definition at line 2134 of file FspsUpd.h.

# 10.10.2.290 TcolrqSelect

UINT8 FSP\_S\_CONFIG::TcoIrqSelect

Offset 0x0083 - Select TcolrqSelect TCO IRQ Select.

The valid value is 9, 10, 11, 20, 21, 22, 23.

Definition at line 247 of file FspsUpd.h.

### 10.10.2.291 TcssAuxOri

UINT16 FSP\_S\_CONFIG::TcssAuxOri

Offset 0x03B8 - TCSS Aux Orientation Override Enable Bits 0, 2, ...

10 control override enables, bits 1, 3, ... 11 control overrides

Definition at line 1295 of file FspsUpd.h.

#### 10.10.2.292 TcssHslOri

UINT16 FSP\_S\_CONFIG::TcssHslOri

Offset 0x03BA - TCSS HSL Orientation Override Enable Bits 0, 2, ...

10 control override enables, bits 1, 3, ... 11 control overrides

Definition at line 1300 of file FspsUpd.h.

# 10.10.2.293 TdcPowerLimit

UINT16 FSP\_S\_CONFIG::TdcPowerLimit[5]

Offset 0x03FA - Thermal Design Current current limit PCODE MMIO Mailbox: Thermal Design Current current limit.

Specified in 1/8A units. Range is 0-4095. 1000 = 125A. 0: Auto. For all VR Indexes

Definition at line 1447 of file FspsUpd.h.

#### 10.10.2.294 TdcTimeWindow

UINT8 FSP\_S\_CONFIG::TdcTimeWindow[5]

Offset 0x03E9 - HECI3 state PCODE MMIO Mailbox: Thermal Design Current time window.

Defined in milli seconds. Valid Values 1 - 1ms, 2 - 2ms, 3 - 3ms, 4 - 4ms, 5 - 5ms, 6 - 6ms, 7 - 7ms, 8 - 8ms, 10 - 10ms. For all VR Indexe

Definition at line 1389 of file FspsUpd.h.

## 10.10.2.295 ThcPort0InterruptPinMuxing

UINT32 FSP\_S\_CONFIG::ThcPort0InterruptPinMuxing

Offset 0x0670 - THC Port 0 Interrupt Pin Mux Set THC Port 0 Pin Muxing Value if signal can be enabled on multiple pads.

Refer to GPIO\_\*\_MUXING\_THC\_SPIx\_INTB\_\* for possible values.

Definition at line 1921 of file FspsUpd.h.

#### 10.10.2.296 ThcPort1InterruptPinMuxing

UINT32 FSP\_S\_CONFIG::ThcPort1InterruptPinMuxing

Offset 0x0678 - THC Port 1 Interrupt Pin Mux Set THC Port 1 Pin Muxing Value if signal can be enabled on multiple pads.

Refer to GPIO \* MUXING THC SPIx INTB \* for possible values.

Definition at line 1949 of file FspsUpd.h.

# 10.10.2.297 TTSuggestedSetting

UINT8 FSP\_S\_CONFIG::TTSuggestedSetting

Offset 0x0811 - Thermal Throttling Suggested Setting Thermal Throttling Suggested Setting.

\$EN DIS

Definition at line 2445 of file FspsUpd.h.

#### 10.10.2.298 TurboMode

UINT8 FSP\_S\_CONFIG::TurboMode

Offset 0x0044 - Turbo Mode Enable/Disable Turbo mode.

0: disable, 1: enable \$EN\_DIS

Definition at line 168 of file FspsUpd.h.

#### 10.10.2.299 TxtEnable

UINT8 FSP\_S\_CONFIG::TxtEnable

Offset 0x044E - Enable or Disable TXT Enable or Disable TXT; 0: Disable; 1: Enable.

\$EN DIS

Definition at line 1517 of file FspsUpd.h.

# 10.10.2.300 UfsEnable

UINT8 FSP\_S\_CONFIG::UfsEnable[2]

Offset 0x07FF - UFS enable/disable PCIe Storage Device Reset Delay in milliseconds.

Default value is 100ms \$EN\_DIS

Definition at line 2367 of file FspsUpd.h.

## 10.10.2.301 Usb2PhyPehalfbit

UINT8 FSP\_S\_CONFIG::Usb2PhyPehalfbit[16]

Offset 0x01FC - USB Per Port Half Bit Pre-emphasis USB Per Port Half Bit Pre-emphasis.

1b - half-bit pre-emphasis, 0b - full-bit pre-emphasis. One byte for each port.

Definition at line 506 of file FspsUpd.h.

#### 10.10.2.302 Usb2PhyPetxiset

UINT8 FSP\_S\_CONFIG::Usb2PhyPetxiset[16]

Offset 0x01CC - USB Per Port HS Preemphasis Bias USB Per Port HS Preemphasis Bias.

000b-0mV, 001b-11.25mV, 010b-16.9mV, 011b-28.15mV, 100b-28.15mV, 101b-39.35mV, 110b-45mV, 111b-56.  $\hookleftarrow$  3mV. One byte for each port.

Definition at line 488 of file FspsUpd.h.

#### 10.10.2.303 Usb2PhyPredeemp

UINT8 FSP\_S\_CONFIG::Usb2PhyPredeemp[16]

Offset 0x01EC - USB Per Port HS Transmitter Emphasis USB Per Port HS Transmitter Emphasis.

00b - Emphasis OFF, 01b - De-emphasis ON, 10b - Pre-emphasis ON, 11b - Pre-emphasis & De-emphasis ON. One byte for each port.

Definition at line 500 of file FspsUpd.h.

## 10.10.2.304 Usb2PhyTxiset

UINT8 FSP\_S\_CONFIG::Usb2PhyTxiset[16]

Offset 0x01DC - USB Per Port HS Transmitter Bias USB Per Port HS Transmitter Bias.

000b-0mV, 001b-11.25mV, 010b-16.9mV, 011b-28.15mV, 100b-28.15mV, 101b-39.35mV, 110b-45mV, 111b-56.  $\leftarrow$  3mV, One byte for each port.

Definition at line 494 of file FspsUpd.h.

#### 10.10.2.305 Usb3HsioTxDeEmph

UINT8 FSP\_S\_CONFIG::Usb3HsioTxDeEmph[10]

Offset 0x0216 - USB 3.0 TX Output -3.5dB De-Emphasis Adjustment Setting USB 3.0 TX Output -3.5dB De-← Emphasis Adjustment Setting, HSIO\_TX\_DWORD5[21:16], **Default = 29h** (approximately -3.5dB De-Emphasis).

One byte for each port.

Definition at line 518 of file FspsUpd.h.

#### 10.10.2.306 Usb3HsioTxDeEmphEnable

UINT8 FSP\_S\_CONFIG::Usb3HsioTxDeEmphEnable[10]

Offset 0x020C - Enable the write to USB 3.0 TX Output -3.5dB De-Emphasis Adjustment Enable the write to USB 3.0 TX Output -3.5dB De-Emphasis Adjustment.

Each value in arrary can be between 0-1. One byte for each port.

Definition at line 512 of file FspsUpd.h.

## 10.10.2.307 Usb3HsioTxDownscaleAmp

UINT8 FSP\_S\_CONFIG::Usb3HsioTxDownscaleAmp[10]

Offset 0x022A - USB 3.0 TX Output Downscale Amplitude Adjustment USB 3.0 TX Output Downscale Amplitude Adjustment, HSIO\_TX\_DWORD8[21:16], **Default = 00h**.

One byte for each port.

Definition at line 530 of file FspsUpd.h.

#### 10.10.2.308 Usb3HsioTxDownscaleAmpEnable

UINT8 FSP\_S\_CONFIG::Usb3HsioTxDownscaleAmpEnable[10]

Offset 0x0220 - Enable the write to USB 3.0 TX Output Downscale Amplitude Adjustment Enable the write to USB 3.0 TX Output Downscale Amplitude Adjustment, Each value in arrary can be between 0-1.

One byte for each port.

Definition at line 524 of file FspsUpd.h.

#### 10.10.2.309 UsbPdoProgramming

UINT8 FSP\_S\_CONFIG::UsbPdoProgramming

Offset 0x0250 - USB PDO Programming Enable/disable PDO programming for USB in PEI phase.

Disabling will allow for programming during later phase. 1: enable, 0: disable \$EN\_DIS

Definition at line 649 of file FspsUpd.h.

## 10.10.2.310 UsbTcPortEn

UINT8 FSP\_S\_CONFIG::UsbTcPortEn

Offset 0x03BD - TCSS USB Port Enable Bits 0, 1, ...

max Type C port control enables

Definition at line 1311 of file FspsUpd.h.

## 10.10.2.311 VmdEnable

UINT8 FSP\_S\_CONFIG::VmdEnable

Offset 0x03AC - Enable VMD controller Enable/disable to VMD controller.

\$EN\_DIS

Definition at line 1227 of file FspsUpd.h.

## 10.10.2.312 VmdPortA

UINT8 FSP\_S\_CONFIG::VmdPortA

Offset 0x03AD - Enable VMD portA Support Enable/disable to VMD portA Support.

\$EN\_DIS

Definition at line 1233 of file FspsUpd.h.

#### 10.10.2.313 VmdPortB

UINT8 FSP\_S\_CONFIG::VmdPortB

Offset 0x03AE - Enable VMD portB Support Enable/disable to VMD portB Support.

\$EN\_DIS

Definition at line 1239 of file FspsUpd.h.

# 10.10.2.314 VmdPortC

UINT8 FSP\_S\_CONFIG::VmdPortC

Offset 0x03AF - Enable VMD portC Support Enable/disable to VMD portC Support.

\$EN\_DIS

Definition at line 1245 of file FspsUpd.h.

## 10.10.2.315 VmdPortD

UINT8 FSP\_S\_CONFIG::VmdPortD

Offset 0x03B0 - Enable VMD portD Support Enable/disable to VMD portD Support.

\$EN\_DIS

Definition at line 1251 of file FspsUpd.h.

# 10.10.2.316 VrVoltageLimit

UINT16 FSP\_S\_CONFIG::VrVoltageLimit[5]

Offset 0x0440 - VR Voltage Limit PCODE MMIO Mailbox: VR Voltage Limit.

Range is 0-7999mV.

Definition at line 1484 of file FspsUpd.h.

## 10.10.2.317 WatchDog

UINT8 FSP\_S\_CONFIG::WatchDog

Offset 0x02A2 - WatchDog Timer Switch Enable/Disable.

0: Disable, 1: enable, Enable or disable WatchDog timer. \$EN\_DIS

Definition at line 941 of file FspsUpd.h.

# 10.10.2.318 WatchDogTimerBios

UINT16 FSP\_S\_CONFIG::WatchDogTimerBios

Offset 0x02AA - BIOS Timer 16 bits Value, Set BIOS watchdog timer.

\$EN\_DIS

Definition at line 982 of file FspsUpd.h.

## 10.10.2.319 WatchDogTimerOs

UINT16 FSP\_S\_CONFIG::WatchDogTimerOs

Offset 0x02A8 - OS Timer 16 bits Value, Set OS watchdog timer.

\$EN\_DIS

Definition at line 976 of file FspsUpd.h.

## 10.10.2.320 XdciEnable

UINT8 FSP\_S\_CONFIG::XdciEnable

Offset 0x0071 - Enable xDCI controller Enable/disable to xDCI controller.

\$EN\_DIS

Definition at line 210 of file FspsUpd.h.

The documentation for this struct was generated from the following file:

• FspsUpd.h

# 10.11 FSP\_S\_TEST\_CONFIG Struct Reference

# Fsp S Test Configuration.

#include <FspsUpd.h>

## **Public Attributes**

• UINT32 Signature

Offset 0x0A40.

UINT8 SkipPamLock

Offset 0x0A44 - Skip PAM register lock Enable: PAM register will not be locked by RC, platform code should lock it, Disable(Default): PAM registers will be locked by RC \$EN\_DIS.

UINT8 EdramTestMode

Offset 0x0A45 - EDRAM Test Mode Enable: PAM register will not be locked by RC, platform code should lock it, Disable(Default): PAM registers will be locked by RC 0: EDRAM SW disable, 1: EDRAM SW Enable, 2: EDRAM HW mode.

UINT8 RenderStandby

Offset 0x0A46 - Enable/Disable IGFX RenderStandby Enable(Default): Enable IGFX RenderStandby, Disable: Disable IGFX RenderStandby \$EN\_DIS.

UINT8 PmSupport

Offset 0x0A47 - Enable/Disable IGFX PmSupport Enable(Default): Enable IGFX PmSupport, Disable: Disable IGFX PmSupport \$EN\_DIS.

UINT8 CdynmaxClampEnable

Offset 0x0A48 - Enable/Disable CdynmaxClamp Enable: Enable CdynmaxClamp, Disable(Default): Disable CdynmaxClamp \$EN\_DIS.

UINT8 VtdDisable

Offset 0x0A49 - Disable VT-d 0=Enable/FALSE(VT-d enabled), 1=Disable/TRUE (VT-d disabled) \$EN DIS.

UINT8 GtFreqMax

Offset 0x0A4A - GT Frequency Limit 0xFF: Auto(Default), 2: 100 Mhz, 3: 150 Mhz, 4: 200 Mhz, 5: 250 Mhz, 6: 300 Mhz, 7: 350 Mhz, 8: 400 Mhz, 9: 450 Mhz, 0xA: 500 Mhz, 0xB: 550 Mhz, 0xC: 600 Mhz, 0xD: 650 Mhz, 0xE: 700 Mhz, 0xF: 750 Mhz, 0x10: 800 Mhz, 0x11: 850 Mhz, 0x12:900 Mhz, 0x13: 950 Mhz, 0x14: 1000 Mhz, 0x15: 1050 Mhz, 0x16: 1100 Mhz, 0x17: 1150 Mhz, 0x18: 1200 Mhz 0xFF: Auto(Default), 2: 100 Mhz, 3: 150 Mhz, 4: 200 Mhz, 5: 250 Mhz, 6: 300 Mhz, 7: 350 Mhz, 8: 400 Mhz, 9: 450 Mhz, 0xA: 500 Mhz, 0xB: 550 Mhz, 0xC: 600 Mhz, 0xD: 650 Mhz, 0xE: 700 Mhz, 0xF: 750 Mhz, 0x10: 800 Mhz, 0x11: 850 Mhz, 0x12:900 Mhz, 0x13: 950 Mhz, 0x14: 1000 Mhz, 0x15: 1050 Mhz, 0x16: 1100 Mhz, 0x17: 1150 Mhz, 0x18: 1200 Mhz.

UINT8 DisableTurboGt

Offset 0x0A4B - Disable Turbo GT 0=Disable: GT frequency is not limited, 1=Enable: Disables Turbo GT frequency \$EN DIS.

UINT8 SkipCdClockInit

Offset 0x0A4C - Enable/Disable CdClock Init Enable: Skip Full CD clock initializaton, Disable(Default): Initialize the full CD clock if not initialized by Gfx PEIM \$EN\_DIS.

UINT8 SaPostMemTestRsvd [12]

Offset 0x0A4D - SaPostMemTestRsvd Reserved for SA Post-Mem Test \$EN\_DIS.

UINT8 EnableRsr

Offset 0x0A59 - RSR feature Enable or Disable RSR feature; 0: Disable; 1: Enable \$EN\_DIS.

UINT8 OneCoreRatioLimit

Offset 0x0A5A - 1-Core Ratio Limit 1-Core Ratio Limit: For XE part: LFM to 255, For overclocking part: LFM to Fused 1-Core Ratio Limit + OC Bins. This 1-Core Ratio Limit Must be greater than or equal to 2-Core Ratio Limit, 3-Core Ratio Limit, 4-Core Ratio Limit.

UINT8 TwoCoreRatioLimit

Offset 0x0A5B - 2-Core Ratio Limit 2-Core Ratio Limit: For XE part: LFM to 255, For overclocking part: LFM to Fused 2-Core Ratio Limit + OC Bins. This 2-Core Ratio Limit Must be Less than or equal to 1-Core Ratio Limit.Range is 0 to 83.

· UINT8 ThreeCoreRatioLimit

Offset 0x0A5C - 3-Core Ratio Limit 3-Core Ratio Limit: For XE part: LFM to 255, For overclocking part: LFM to Fused 3-Core Ratio Limit + OC Bins. This 3-Core Ratio Limit Must be Less than or equal to 1-Core Ratio Limit.Range is 0 to 83.

UINT8 FourCoreRatioLimit

Offset 0x0A5D - 4-Core Ratio Limit 4-Core Ratio Limit: For XE part: LFM to 255, For overclocking part: LFM to Fused 4-Core Ratio Limit + OC Bins. This 4-Core Ratio Limit Must be Less than or equal to 1-Core Ratio Limit.Range is 0 to 83.

UINT8 Hwp

Offset 0x0A5E - Enable or Disable HWP Enable or Disable HWP(Hardware P states) Support.

UINT8 HdcControl

Offset 0x0A5F - Hardware Duty Cycle Control Hardware Duty Cycle Control configuration.

UINT8 PowerLimit1Time

Offset 0x0A60 - Package Long duration turbo mode time Package Long duration turbo mode time window in seconds.

UINT8 PowerLimit2

Offset 0x0A61 - Short Duration Turbo Mode Enable or Disable short duration Turbo Mode.

UINT8 TurboPowerLimitLock

Offset 0x0A62 - Turbo settings Lock Lock all Turbo settings Enable/Disable; 0: Disable, 1: Enable \$EN\_DIS.

• UINT8 PowerLimit3Time

Offset 0x0A63 - Package PL3 time window Package PL3 time window range for this policy from 0 to 64ms.

UINT8 PowerLimit3DutyCycle

Offset 0x0A64 - Package PL3 Duty Cycle Package PL3 Duty Cycle; Valid Range is 0 to 100.

UINT8 PowerLimit3Lock

Offset 0x0A65 - Package PL3 Lock Package PL3 Lock Enable/Disable; 0: Disable; 1: Enable \$EN\_DIS.

UINT8 PowerLimit4Lock

Offset 0x0A66 - Package PL4 Lock Package PL4 Lock Enable/Disable; 0: Disable ; 1: Enable \$EN\_DIS.

UINT8 TccActivationOffset

Offset 0x0A67 - TCC Activation Offset TCC Activation Offset.

UINT8 TccOffsetClamp

Offset 0x0A68 - Tcc Offset Clamp Enable/Disable Tcc Offset Clamp for Runtime Average Temperature Limit (RATL) allows CPU to throttle below P1.For SKL Y SKU, the recommended default for this policy is 1: Enabled, For all other SKUs the recommended default are 0: Disabled.

UINT8 TccOffsetLock

Offset 0x0A69 - Tcc Offset Lock Tcc Offset Lock for Runtime Average Temperature Limit (RATL) to lock temperature target; **0: Disabled**; 1: Enabled.

UINT8 NumberOfEntries

Offset 0x0A6A - Custom Ratio State Entries The number of custom ratio state entries, ranges from 0 to 40 for a valid custom ratio table. Sets the number of custom P-states.

UINT8 Custom1PowerLimit1Time

Offset 0x0A6B - Custom Short term Power Limit time window Short term Power Limit time window value for custom CTDP level 1.

• UINT8 Custom1TurboActivationRatio

Offset 0x0A6C - Custom Turbo Activation Ratio Turbo Activation Ratio for custom cTDP level 1.

UINT8 Custom1ConfigTdpControl

Offset 0x0A6D - Custom Config Tdp Control Config Tdp Control (0/1/2) value for custom cTDP level 1.

UINT8 Custom2PowerLimit1Time

Offset 0x0A6E - Custom Short term Power Limit time window Short term Power Limit time window value for custom CTDP level 2.

UINT8 Custom2TurboActivationRatio

Offset 0x0A6F - Custom Turbo Activation Ratio Turbo Activation Ratio for custom cTDP level 2.

UINT8 Custom2ConfigTdpControl

Offset 0x0A70 - Custom Config Tdp Control Config Tdp Control (0/1/2) value for custom cTDP level 1.

UINT8 Custom3PowerLimit1Time

Offset 0x0A71 - Custom Short term Power Limit time window Short term Power Limit time window value for custom CTDP level 3.

• UINT8 Custom3TurboActivationRatio

Offset 0x0A72 - Custom Turbo Activation Ratio Turbo Activation Ratio for custom cTDP level 3.

UINT8 Custom3ConfigTdpControl

Offset 0x0A73 - Custom Config Tdp Control Config Tdp Control (0/1/2) value for custom cTDP level 1.

UINT8 ConfigTdpLock

Offset 0x0A74 - ConfigTdp mode settings Lock Lock the ConfigTdp mode settings from runtime changes; **0: Disable**; 1: Enable \$EN\_DIS.

• UINT8 ConfigTdpBios

Offset 0x0A75 - Load Configurable TDP SSDT Configure whether to load Configurable TDP SSDT; **0: Disable**; 1: Enable.

UINT8 PsysPowerLimit1

Offset 0x0A76 - PL1 Enable value PL1 Enable value to limit average platform power.

UINT8 PsysPowerLimit1Time

Offset 0x0A77 - PL1 timewindow PL1 timewindow in seconds. Valid values(Unit in seconds) 0 to 8, 10, 12,14, 16, 20, 24, 28, 32, 40, 48, 56, 64, 80, 96, 112, 128.

UINT8 PsysPowerLimit2

Offset 0x0A78 - PL2 Enable Value PL2 Enable activates the PL2 value to limit average platform power.

• UINT8 MlcStreamerPrefetcher

Offset 0x0A79 - Enable or Disable MLC Streamer Prefetcher Enable or Disable MLC Streamer Prefetcher; 0: Disable; 1: Enable.

UINT8 MlcSpatialPrefetcher

Offset 0x0A7A - Enable or Disable MLC Spatial Prefetcher Enable or Disable MLC Spatial Prefetcher; 0: Disable; 1: Enable \$EN\_DIS.

UINT8 MonitorMwaitEnable

Offset 0x0A7B - Enable or Disable Monitor /MWAIT instructions Enable or Disable Monitor /MWAIT instructions; 0: Disable: 1: Enable.

UINT8 MachineCheckEnable

Offset 0x0A7C - Enable or Disable initialization of machine check registers Enable or Disable initialization of machine check registers; 0: Disable; 1: Enable.

· UINT8 DebugInterfaceEnable

Offset 0x0A7D - CPU Run Control Enable, Disable or Do not configure CPU Run Control; 0: Disable; 1: Enable; 2: **No Change** 0:Disabled, 1:Enabled, 2:No Change.

UINT8 DebugInterfaceLockEnable

Offset 0x0A7E - CPU Run Control Lock Lock or Unlock CPU Run Control; 0: Disable; 1: Enable.

• UINT8 ApIdleManner

Offset 0x0A7F - AP Idle Manner of waiting for SIPI AP Idle Manner of waiting for SIPI; 1: HALT loop; **2: MWAIT loop**; 3: RUN loop.

UINT8 ProcessorTraceOutputScheme

Offset 0x0A80 - Control on Processor Trace output scheme Control on Processor Trace output scheme; **0: Single Range Output**; 1: ToPA Output.

• UINT8 ProcessorTraceEnable

Offset 0x0A81 - Enable or Disable Processor Trace feature Enable or Disable Processor Trace feature; **0: Disable**; 1: Enable.

• UINT8 UnusedUpdSpace31 [6]

Offset 0x0A82.

UINT64 ProcessorTraceMemBase

Offset 0x0A88 - Base of memory region allocated for Processor Trace Base address of memory region allocated for Processor Trace.

UINT32 ProcessorTraceMemLength

Offset 0x0A90 - Memory region allocation for Processor Trace Length in bytes of memory region allocated for Processor Trace.

· UINT8 VoltageOptimization

Offset 0x0A94 - Enable or Disable Voltage Optimization feature Enable or Disable Voltage Optimization feature 0: Disable; 1: Enable \$EN DIS.

UINT8 Eist

Offset 0x0A95 - Enable or Disable Intel SpeedStep Technology Enable or Disable Intel SpeedStep Technology.

• UINT8 EnergyEfficientPState

Offset 0x0A96 - Enable or Disable Energy Efficient P-state Enable or Disable Energy Efficient P-state will be applied in Turbo mode.

UINT8 EnergyEfficientTurbo

Offset 0x0A97 - Enable or Disable Energy Efficient Turbo Enable or Disable Energy Efficient Turbo, will be applied in Turbo mode.

UINT8 TStates

Offset 0x0A98 - Enable or Disable T states Enable or Disable T states; 0: Disable; 1: Enable.

UINT8 BiProcHot

Offset 0x0A99 - Enable or Disable Bi-Directional PROCHOT# Enable or Disable Bi-Directional PROCHOT#; 0←: Disable; 1: Enable \$EN\_DIS.

UINT8 DisableProcHotOut

Offset 0x0A9A - Enable or Disable PROCHOT# signal being driven externally Enable or Disable PROCHOT# signal being driven externally; 0: Disable; 1: Enable.

UINT8 ProcHotResponse

Offset 0x0A9B - Enable or Disable PROCHOT# Response Enable or Disable PROCHOT# Response; **0:** Disable; 1: Enable.

UINT8 DisableVrThermalAlert

Offset 0x0A9C - Enable or Disable VR Thermal Alert Enable or Disable VR Thermal Alert; 0: Disable; 1: Enable.

UINT8 AutoThermalReporting

Offset 0x0A9D - Enable or Disable Thermal Reporting Enable or Disable Thermal Reporting through ACPI tables; 0: Disable; 1: Enable.

UINT8 ThermalMonitor

Offset 0x0A9E - Enable or Disable Thermal Monitor Enable or Disable Thermal Monitor; 0: Disable; 1: Enable \$EN\_DIS.

• UINT8 Cx

Offset 0x0A9F - Enable or Disable CPU power states (C-states) Enable or Disable CPU power states (C-states).

UINT8 PmgCstCfgCtrlLock

Offset 0x0AA0 - Configure C-State Configuration Lock Configure C-State Configuration Lock; 0: Disable; 1: Enable.

• UINT8 C1e

Offset 0x0AA1 - Enable or Disable Enhanced C-states Enable or Disable Enhanced C-states.

UINT8 PkgCStateDemotion

Offset 0x0AA2 - Enable or Disable Package Cstate Demotion Enable or Disable Package Cstate Demotion.

UINT8 PkgCStateUnDemotion

Offset 0x0AA3 - Enable or Disable Package Cstate UnDemotion Enable or Disable Package Cstate UnDemotion.

• UINT8 CStatePreWake

Offset 0x0AA4 - Enable or Disable CState-Pre wake Enable or Disable CState-Pre wake.

UINT8 TimedMwait

Offset 0x0AA5 - Enable or Disable TimedMwait Support.

UINT8 CstCfgCtrloMwaitRedirection

Offset 0x0AA6 - Enable or Disable IO to MWAIT redirection Enable or Disable IO to MWAIT redirection; **0: Disable**; 1: Enable.

UINT8 PkgCStateLimit

Offset 0x0AA7 - Set the Max Pkg Cstate Set the Max Pkg Cstate.

UINT8 CstateLatencyControl0TimeUnit

Offset 0x0AA8 - TimeUnit for C-State Latency Control0 TimeUnit for C-State Latency Control0; Valid values 0 - 1ns, 1 - 32ns, 2 - 1024ns, 3 - 32768ns, 4 - 1048576ns, 5 - 33554432ns.

UINT8 CstateLatencyControl1TimeUnit

Offset 0x0AA9 - TimeUnit for C-State Latency Control1 TimeUnit for C-State Latency Control1; Valid values 0 - 1ns, 1 - 32ns, 2 - 1024ns, 3 - 32768ns, 4 - 1048576ns, 5 - 33554432ns.

UINT8 CstateLatencyControl2TimeUnit

Offset 0x0AAA - TimeUnit for C-State Latency Control2 TimeUnit for C-State Latency Control2; Valid values 0 - 1ns, 1 - 32ns, 2 - 1024ns, 3 - 32768ns, 4 - 1048576ns, 5 - 33554432ns.

UINT8 CstateLatencyControl3TimeUnit

 $\label{lem:control3} \textit{Offset 0x0AAB - TimeUnit for C-State Latency Control3; Valid values 0 - 1ns, 1 - 32ns, 2 - 1024ns, 3 - 32768ns, 4 - 1048576ns, 5 - 33554432ns.}$ 

UINT8 CstateLatencyControl4TimeUnit

Offset 0x0AAC - TimeUnit for C-State Latency Control4 Time - 1ns , 1 - 32ns , 2 - 1024ns , 3 - 32768ns , 4 - 1048576ns , 5 - 33554432ns.

UINT8 CstateLatencyControl5TimeUnit

Offset 0x0AAD - TimeUnit for C-State Latency Control5 TimeUnit for C-State Latency Control5; Valid values 0 - 1ns, 1 - 32ns, 2 - 1024ns, 3 - 32768ns, 4 - 1048576ns, 5 - 33554432ns.

UINT8 PpmlrmSetting

Offset 0x0AAE - Interrupt Redirection Mode Select Interrupt Redirection Mode Select.0: Fixed priority; 1: Round robin;2: Hash vector;7: No change.

UINT8 ProcHotLock

Offset 0x0AAF - Lock prochot configuration Lock prochot configuration Enable/Disable; **0: Disable**; 1: Enable \$EN← DIS.

UINT8 ConfigTdpLevel

Offset 0x0AB0 - Configuration for boot TDP selection Configuration for boot TDP selection; **0: TDP Nominal**; 1: TDP Down; 2: TDP Up;0xFF: Deactivate.

UINT8 MaxRatio

Offset 0x0AB1 - Max P-State Ratio Max P-State Ratio, Valid Range 0 to 0x7F.

• UINT8 StateRatio [40]

Offset 0x0AB2 - P-state ratios for custom P-state table P-state ratios for custom P-state table.

UINT8 StateRatioMax16 [16]

Offset 0x0ADA - P-state ratios for max 16 version of custom P-state table P-state ratios for max 16 version of custom P-state table.

UINT16 PsysPmax

Offset 0x0AEA - Platform Power Pmax PCODE MMIO Mailbox: Platform Power Pmax.

UINT8 Reserved0 [2]

Offset 0x0AEC.

UINT16 CstateLatencyControl1Irtl

Offset 0x0AEE - Interrupt Response Time Limit of C-State LatencyContol1 Interrupt Response Time Limit of C-State LatencyContol1.Range of value 0 to 0x3FF.

UINT16 CstateLatencyControl2Irtl

Offset 0x0AF0 - Interrupt Response Time Limit of C-State LatencyContol2 Interrupt Response Time Limit of C-State LatencyContol2.Range of value 0 to 0x3FF.

UINT16 CstateLatencyControl3Irtl

Offset 0x0AF2 - Interrupt Response Time Limit of C-State LatencyContol3 Interrupt Response Time Limit of C-State LatencyContol3.Range of value 0 to 0x3FF.

UINT16 CstateLatencyControl4Irtl

Offset 0x0AF4 - Interrupt Response Time Limit of C-State LatencyContol4 Interrupt Response Time Limit of C-State LatencyContol4.Range of value 0 to 0x3FF.

UINT16 CstateLatencyControl5Irtl

Offset 0x0AF6 - Interrupt Response Time Limit of C-State LatencyContol5 Interrupt Response Time Limit of C-State LatencyContol5.Range of value 0 to 0x3FF.

UINT32 PowerLimit1

Offset 0x0AF8 - Package Long duration turbo mode power limit Package Long duration turbo mode power limit.

UINT32 PowerLimit2Power

Offset 0x0AFC - Package Short duration turbo mode power limit Package Short duration turbo mode power limit.

• UINT32 PowerLimit3

Offset 0x0B00 - Package PL3 power limit Package PL3 power limit.

UINT32 PowerLimit4

Offset 0x0B04 - Package PL4 power limit Package PL4 power limit.

UINT32 TccOffsetTimeWindowForRatl

Offset 0x0B08 - Tcc Offset Time Window for RATL Package PL4 power limit.

UINT32 Custom1PowerLimit1

Offset 0x0B0C - Short term Power Limit value for custom cTDP level 1 Short term Power Limit value for custom cTDP level 1.

#### UINT32 Custom1PowerLimit2

Offset 0x0B10 - Long term Power Limit value for custom cTDP level 1 Long term Power Limit value for custom cTDP level 1.

#### UINT32 Custom2PowerLimit1

Offset 0x0B14 - Short term Power Limit value for custom cTDP level 2 Short term Power Limit value for custom cTDP level 2.

#### UINT32 Custom2PowerLimit2

Offset 0x0B18 - Long term Power Limit value for custom cTDP level 2 Long term Power Limit value for custom cTDP level 2.

#### UINT32 Custom3PowerLimit1

Offset 0x0B1C - Short term Power Limit value for custom cTDP level 3 Short term Power Limit value for custom cTDP level 3.

#### UINT32 Custom3PowerLimit2

Offset 0x0B20 - Long term Power Limit value for custom cTDP level 3 Long term Power Limit value for custom cTDP level 3

#### UINT32 PsysPowerLimit1Power

Offset 0x0B24 - Platform PL1 power Platform PL1 power.

#### UINT32 PsysPowerLimit2Power

Offset 0x0B28 - Platform PL2 power Platform PL2 power.

### UINT8 RaceToHalt

Offset 0x0B2C - Race To Halt Enable/Disable Race To Halt feature.

#### UINT8 ThreeStrikeCounterDisable

Offset 0x0B2D - Set Three Strike Counter Disable False (default): Three Strike counter will be incremented and True: Prevents Three Strike counter from incrementing; **0:** False; 1: True.

## UINT8 HwpInterruptControl

Offset 0x0B2E - Set HW P-State Interrupts Enabled for for MISC\_PWR\_MGMT Set HW P-State Interrupts Enabled for for MISC\_PWR\_MGMT; 0: Disable; 1: Enable.

#### UINT8 FiveCoreRatioLimit

Offset 0x0B2F - 5-Core Ratio Limit 5-Core Ratio Limit: For XE part: LFM to 255, For overclocking part: LFM to Fused 5-Core Ratio Limit + OC Bins. This 5-Core Ratio Limit Must be Less than or equal to 1-Core Ratio Limit.Range is 0 to 83 0x0:0xFF.

## UINT8 SixCoreRatioLimit

Offset 0x0B30 - 6-Core Ratio Limit 6-Core Ratio Limit: For XE part: LFM to 255, For overclocking part: LFM to Fused 6-Core Ratio Limit + OC Bins. This 6-Core Ratio Limit Must be Less than or equal to 1-Core Ratio Limit.Range is 0 to 83 0x0:0xFF.

## • UINT8 SevenCoreRatioLimit

Offset 0x0B31 - 7-Core Ratio Limit 7-Core Ratio Limit: For XE part: LFM to 255, For overclocking part: LFM to Fused 7-Core Ratio Limit + OC Bins. This 7-Core Ratio Limit Must be Less than or equal to 1-Core Ratio Limit. Range is 0 to 83 0x0:0xFF.

## UINT8 EightCoreRatioLimit

Offset 0x0B32 - 8-Core Ratio Limit 8-Core Ratio Limit: For XE part: LFM to 255, For overclocking part: LFM to Fused 8-Core Ratio Limit + OC Bins. This 8-Core Ratio Limit Must be Less than or equal to 1-Core Ratio Limit.Range is 0 to 83 0x0:0xFF.

#### UINT8 EnableItbm

Offset 0x0B33 - Intel Turbo Boost Max Technology 3.0 Intel Turbo Boost Max Technology 3.0.

### UINT8 EnableItbmDriver

Offset 0x0B34 - Intel Turbo Boost Max Technology 3.0 Driver Intel Turbo Boost Max Technology 3.0 Driver 0←: Disabled; 1: Enabled \$EN\_DIS.

# • UINT8 C1StateAutoDemotion

Offset 0x0B35 - Enable or Disable C1 Cstate Demotion Enable or Disable C1 Cstate Demotion.

### UINT8 C1StateUnDemotion

Offset 0x0B36 - Enable or Disable C1 Cstate UnDemotion Enable or Disable C1 Cstate UnDemotion.

UINT8 MinRingRatioLimit

Offset 0x0B37 - Minimum Ring ratio limit override Minimum Ring ratio limit override.

UINT8 MaxRingRatioLimit

Offset 0x0B38 - Maximum Ring ratio limit override Maximum Ring ratio limit override.

UINT8 EnablePerCorePState

Offset 0x0B39 - Enable or Disable Per Core P State OS control Enable or Disable Per Core P State OS control.

UINT8 EnableHwpAutoPerCorePstate

Offset 0x0B3A - Enable or Disable HwP Autonomous Per Core P State OS control Enable or Disable HwP Autonomous Per Core P State OS control.

UINT8 EnableHwpAutoEppGrouping

Offset 0x0B3B - Enable or Disable HwP Autonomous EPP Grouping Enable or Disable HwP Autonomous EPP Grouping.

UINT8 EnableEpbPeciOverride

Offset 0x0B3C - Enable or Disable EPB override over PECI Enable or Disable EPB override over PECI.

UINT8 EnableFastMsrHwpReq

Offset 0x0B3D - Enable or Disable Fast MSR for IA32\_HWP\_REQUEST Enable or Disable Fast MSR for IA32\_H← WP\_REQUEST.

UINT8 CoreCStateLimit

Offset 0x0B3E - Set the Max Cstate Set the Max Cstate.

UINT8 ReservedCpuPostMemTest [17]

Offset 0x0B3F - ReservedCpuPostMemTest Reserved for CPU Post-Mem Test \$EN DIS.

UINT8 SgxSinitDataFromTpm

Offset 0x0B50 - SgxSinitDataFromTpm SgxSinitDataFromTpm default values.

UINT8 EndOfPostMessage

Offset 0x0B51 - End of Post message Test, Send End of Post message.

UINT8 DisableD0I3SettingForHeci

Offset 0x0B52 - D0l3 Setting for HECI Disable Test, 0: disable, 1: enable, Setting this option disables setting D0l3 bit for all HECI devices \$EN\_DIS.

UINT8 UnusedUpdSpace32

Offset 0x0B53.

UINT16 PchHdaResetWaitTimer

Offset 0x0B54 - HD Audio Reset Wait Timer The delay timer after Azalia reset, the value is number of microseconds.

UINT8 PchLockDownGlobalSmi

Offset 0x0B56 - Enable LOCKDOWN SMI Enable SMI\_LOCK bit to prevent writes to the Global SMI Enable bit.

UINT8 PchLockDownBiosInterface

Offset 0x0B57 - Enable LOCKDOWN BIOS Interface Enable BIOS Interface Lock Down bit to prevent writes to the Backup Control Register.

UINT8 PchUnlockGpioPads

Offset 0x0B58 - Unlock all GPIO pads Force all GPIO pads to be unlocked for debug purpose.

UINT8 PchSbAccessUnlock

Offset 0x0B59 - PCH Unlock SideBand access The SideBand PortID mask for certain end point (e.g.

UINT16 PcieRpLtrMaxSnoopLatency [24]

Offset 0x0B5A - PCIE RP Ltr Max Snoop Latency Latency Tolerance Reporting, Max Snoop Latency.

UINT16 PcieRpLtrMaxNoSnoopLatency [24]

Offset 0x0B8A - PCIE RP Ltr Max No Snoop Latency Latency Tolerance Reporting, Max Non-Snoop Latency.

UINT8 PcieRpSnoopLatencyOverrideMode [24]

Offset 0x0BBA - PCIE RP Snoop Latency Override Mode Latency Tolerance Reporting, Snoop Latency Override Mode.

UINT8 PcieRpSnoopLatencyOverrideMultiplier [24]

Offset 0x0BD2 - PCIE RP Snoop Latency Override Multiplier Latency Tolerance Reporting, Snoop Latency Override Multiplier.

• UINT16 PcieRpSnoopLatencyOverrideValue [24]

Offset 0x0BEA - PCIE RP Snoop Latency Override Value Latency Tolerance Reporting, Snoop Latency Override Value.

UINT8 PcieRpNonSnoopLatencyOverrideMode [24]

Offset 0x0C1A - PCIE RP Non Snoop Latency Override Mode Latency Tolerance Reporting, Non-Snoop Latency Override Mode.

UINT8 PcieRpNonSnoopLatencyOverrideMultiplier [24]

Offset 0x0C32 - PCIE RP Non Snoop Latency Override Multiplier Latency Tolerance Reporting, Non-Snoop Latency Override Multiplier.

UINT16 PcieRpNonSnoopLatencyOverrideValue [24]

Offset 0x0C4A - PCIE RP Non Snoop Latency Override Value Latency Tolerance Reporting, Non-Snoop Latency Override Value.

UINT8 PcieRpSlotPowerLimitScale [24]

Offset 0x0C7A - PCIE RP Slot Power Limit Scale Specifies scale used for slot power limit value.

UINT16 PcieRpSlotPowerLimitValue [24]

Offset 0x0C92 - PCIE RP Slot Power Limit Value Specifies upper limit on power supplie by slot.

UINT8 PcieRpUptp [24]

Offset 0x0CC2 - PCIE RP Upstream Port Transmiter Preset Used during Gen3 Link Equalization.

UINT8 PcieRpDptp [24]

Offset 0x0CDA - PCIE RP Downstream Port Transmiter Preset Used during Gen3 Link Equalization.

UINT8 PcieEnablePort8xhDecode

Offset 0x0CF2 - PCIE RP Enable Port8xh Decode This member describes whether PCIE root port Port 8xh Decode is enabled.

UINT8 PchPciePort8xhDecodePortIndex

Offset 0x0CF3 - PCIE Port8xh Decode Port Index The Index of PCIe Port that is selected for Port8xh Decode (0 Based).

UINT8 PchPmDisableEnergyReport

Offset 0x0CF4 - PCH Energy Reporting Disable/Enable PCH to CPU energy report feature.

UINT8 SataTestMode

Offset 0x0CF5 - PCH Sata Test Mode Allow entrance to the PCH SATA test modes.

UINT8 PchXhciOcLock

Offset 0x0CF6 - PCH USB OverCurrent mapping lock enable If this policy option is enabled then BIOS will program OCCFDONE bit in xHCl meaning that OC mapping data will be consumed by xHCl and OC mapping registers will be locked.

UINT8 PmcLpmS0ixSubStateEnableMask

Offset 0x0CF7 - Low Power Mode Enable/Disable config mask Configure if respective S0i2/3 sub-states are to be supported.

UINT8 SkipPostBootSai

Offset 0x0CF8 - Skip POSTBOOT SAI This skip the Post Boot Sai programming.

UINT8 MctpBroadcastCycle

Offset 0x0CF9 - Mctp Broadcast Cycle Test, Determine if MCTP Broadcast is enabled 0: Disable; 1: Enable.

UINT16 SaPcieRpLtrMaxSnoopLatency [4]

Offset 0x0CFA - PCIE RP Ltr Max Snoop Latency Latency Tolerance Reporting, Max Snoop Latency.

• UINT16 SaPcieRpLtrMaxNoSnoopLatency [4]

Offset 0x0D02 - PCIE RP Ltr Max No Snoop Latency Latency Tolerance Reporting, Max Non-Snoop Latency.

UINT8 SaPcieRpSnoopLatencyOverrideMode [4]

Offset 0x0D0A - PCIE RP Snoop Latency Override Mode Latency Tolerance Reporting, Snoop Latency Override Mode.

UINT8 SaPcieRpSnoopLatencyOverrideMultiplier [4]

Offset 0x0D0E - PCIE RP Snoop Latency Override Multiplier Latency Tolerance Reporting, Snoop Latency Override Multiplier.

• UINT16 SaPcieRpSnoopLatencyOverrideValue [4]

Offset 0x0D12 - PCIE RP Snoop Latency Override Value Latency Tolerance Reporting, Snoop Latency Override Value.

UINT8 SaPcieRpNonSnoopLatencyOverrideMode [4]

Offset 0x0D1A - PCIE RP Non Snoop Latency Override Mode Latency Tolerance Reporting, Non-Snoop Latency Override Mode.

UINT8 SaPcieRpNonSnoopLatencyOverrideMultiplier [4]

Offset 0x0D1E - PCIE RP Non Snoop Latency Override Multiplier Latency Tolerance Reporting, Non-Snoop Latency Override Multiplier.

UINT16 SaPcieRpNonSnoopLatencyOverrideValue [4]

Offset 0x0D22 - PCIE RP Non Snoop Latency Override Value Latency Tolerance Reporting, Non-Snoop Latency Override Value.

• UINT8 SaPcieRpGen3Uptp [4]

Offset 0x0D2A - PCIE RP Upstream Port Transmiter Preset Used during Gen3 Link Equalization.

• UINT8 SaPcieRpGen3Dptp [4]

Offset 0x0D2E - PCIE RP Downstream Port Transmiter Preset Used during Gen3 Link Equalization.

• UINT8 SaPcieRpGen4Uptp [4]

Offset 0x0D32 - PCIE RP Upstream Port Transmiter Preset Used during Gen3 Link Equalization.

• UINT8 SaPcieRpGen4Dptp [4]

Offset 0x0D36 - PCIE RP Downstream Port Transmiter Preset Used during Gen3 Link Equalization.

UINT8 UnusedUpdSpace33 [2]

Offset 0x0D3A.

UINT8 ReservedFspsTestUpd [12]

Offset 0x0D3C.

## 10.11.1 Detailed Description

Fsp S Test Configuration.

Definition at line 3117 of file FspsUpd.h.

# 10.11.2 Member Data Documentation

# 10.11.2.1 ApIdleManner

```
UINT8 FSP_S_TEST_CONFIG::ApIdleManner
```

Offset 0x0A7F - AP Idle Manner of waiting for SIPI AP Idle Manner of waiting for SIPI; 1: HALT loop; **2: MWAIT loop**; 3: RUN loop.

1: HALT loop, 2: MWAIT loop, 3: RUN loop

Definition at line 3427 of file FspsUpd.h.

## 10.11.2.2 AutoThermalReporting

```
{\tt UINT8\ FSP\_S\_TEST\_CONFIG::AutoThermalReporting}
```

Offset 0x0A9D - Enable or Disable Thermal Reporting Enable or Disable Thermal Reporting through ACPI tables; 0: Disable; **1: Enable**.

\$EN\_DIS

Definition at line 3517 of file FspsUpd.h.

#### 10.11.2.3 C1e

UINT8 FSP\_S\_TEST\_CONFIG::Cle

Offset 0x0AA1 - Enable or Disable Enhanced C-states Enable or Disable Enhanced C-states.

0: Disable; 1: Enable \$EN DIS

Definition at line 3541 of file FspsUpd.h.

#### 10.11.2.4 C1StateAutoDemotion

UINT8 FSP\_S\_TEST\_CONFIG::C1StateAutoDemotion

Offset 0x0B35 - Enable or Disable C1 Cstate Demotion Enable or Disable C1 Cstate Demotion.

Disable; 1: Enable \$EN DIS

Definition at line 3836 of file FspsUpd.h.

#### 10.11.2.5 C1StateUnDemotion

UINT8 FSP\_S\_TEST\_CONFIG::C1StateUnDemotion

Offset 0x0B36 - Enable or Disable C1 Cstate UnDemotion Enable or Disable C1 Cstate UnDemotion.

Disable; 1: Enable \$EN\_DIS

Definition at line 3842 of file FspsUpd.h.

# 10.11.2.6 ConfigTdpBios

UINT8 FSP\_S\_TEST\_CONFIG::ConfigTdpBios

Offset 0x0A75 - Load Configurable TDP SSDT Configure whether to load Configurable TDP SSDT; **0: Disable**; 1: Enable.

\$EN\_DIS

Definition at line 3365 of file FspsUpd.h.

## 10.11.2.7 CoreCStateLimit

UINT8 FSP\_S\_TEST\_CONFIG::CoreCStateLimit

Offset 0x0B3E - Set the Max Cstate Set the Max Cstate.

Default set to Auto which limits the Max Cstate to deep C-state. Valid values 1 - C3 , 2 - C3 , 3 - C6, 5 - Auto Definition at line 3891 of file FspsUpd.h.

# 10.11.2.8 CStatePreWake

UINT8 FSP\_S\_TEST\_CONFIG::CStatePreWake

Offset 0x0AA4 - Enable or Disable CState-Pre wake Enable or Disable CState-Pre wake.

0: Disable; 1: Enable \$EN DIS

Definition at line 3559 of file FspsUpd.h.

## 10.11.2.9 CstCfgCtrloMwaitRedirection

 ${\tt UINT8\ FSP\_S\_TEST\_CONFIG::CstCfgCtrIoMwaitRedirection}$ 

Offset 0x0AA6 - Enable or Disable IO to MWAIT redirection Enable or Disable IO to MWAIT redirection; **0: Disable**; 1: Enable.

\$EN DIS

Definition at line 3571 of file FspsUpd.h.

# 10.11.2.10 Custom1ConfigTdpControl

UINT8 FSP\_S\_TEST\_CONFIG::CustomlConfigTdpControl

Offset 0x0A6D - Custom Config Tdp Control Config Tdp Control (0/1/2) value for custom cTDP level 1.

Valid Range is 0 to 2

Definition at line 3323 of file FspsUpd.h.

## 10.11.2.11 Custom1PowerLimit1

UINT32 FSP\_S\_TEST\_CONFIG::Custom1PowerLimit1

Offset 0x0B0C - Short term Power Limit value for custom cTDP level 1 Short term Power Limit value for custom cTDP level 1.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3723 of file FspsUpd.h.

#### 10.11.2.12 Custom1PowerLimit1Time

UINT8 FSP\_S\_TEST\_CONFIG::Custom1PowerLimit1Time

Offset 0x0A6B - Custom Short term Power Limit time window Short term Power Limit time window value for custom CTDP level 1.

Valid Range 0 to 128

Definition at line 3313 of file FspsUpd.h.

## 10.11.2.13 Custom1PowerLimit2

UINT32 FSP\_S\_TEST\_CONFIG::Custom1PowerLimit2

Offset 0x0B10 - Long term Power Limit value for custom cTDP level 1 Long term Power Limit value for custom cTDP level 1.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3729 of file FspsUpd.h.

#### 10.11.2.14 Custom1TurboActivationRatio

UINT8 FSP\_S\_TEST\_CONFIG::CustomlTurboActivationRatio

Offset 0x0A6C - Custom Turbo Activation Ratio Turbo Activation Ratio for custom cTDP level 1.

Valid Range 0 to 255

Definition at line 3318 of file FspsUpd.h.

## 10.11.2.15 Custom2ConfigTdpControl

UINT8 FSP\_S\_TEST\_CONFIG::Custom2ConfigTdpControl

Offset 0x0A70 - Custom Config Tdp Control Config Tdp Control (0/1/2) value for custom cTDP level 1.

Valid Range is 0 to 2

Definition at line 3338 of file FspsUpd.h.

## 10.11.2.16 Custom2PowerLimit1

UINT32 FSP\_S\_TEST\_CONFIG::Custom2PowerLimit1

Offset 0x0B14 - Short term Power Limit value for custom cTDP level 2 Short term Power Limit value for custom cTDP level 2.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3735 of file FspsUpd.h.

## 10.11.2.17 Custom2PowerLimit1Time

UINT8 FSP\_S\_TEST\_CONFIG::Custom2PowerLimit1Time

Offset 0x0A6E - Custom Short term Power Limit time window Short term Power Limit time window value for custom CTDP level 2.

Valid Range 0 to 128

Definition at line 3328 of file FspsUpd.h.

## 10.11.2.18 Custom2PowerLimit2

UINT32 FSP\_S\_TEST\_CONFIG::Custom2PowerLimit2

Offset 0x0B18 - Long term Power Limit value for custom cTDP level 2 Long term Power Limit value for custom cTDP level 2.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125

Definition at line 3741 of file FspsUpd.h.

#### 10.11.2.19 Custom2TurboActivationRatio

UINT8 FSP\_S\_TEST\_CONFIG::Custom2TurboActivationRatio

Offset 0x0A6F - Custom Turbo Activation Ratio Turbo Activation Ratio for custom cTDP level 2.

Valid Range 0 to 255

Definition at line 3333 of file FspsUpd.h.

## 10.11.2.20 Custom3ConfigTdpControl

UINT8 FSP\_S\_TEST\_CONFIG::Custom3ConfigTdpControl

Offset 0x0A73 - Custom Config Tdp Control Config Tdp Control (0/1/2) value for custom cTDP level 1.

Valid Range is 0 to 2

Definition at line 3353 of file FspsUpd.h.

#### 10.11.2.21 Custom3PowerLimit1

UINT32 FSP\_S\_TEST\_CONFIG::Custom3PowerLimit1

Offset 0x0B1C - Short term Power Limit value for custom cTDP level 3 Short term Power Limit value for custom cTDP level 3.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3747 of file FspsUpd.h.

## 10.11.2.22 Custom3PowerLimit1Time

UINT8 FSP\_S\_TEST\_CONFIG::Custom3PowerLimit1Time

Offset 0x0A71 - Custom Short term Power Limit time window Short term Power Limit time window value for custom CTDP level 3.

Valid Range 0 to 128

Definition at line 3343 of file FspsUpd.h.

## 10.11.2.23 Custom3PowerLimit2

UINT32 FSP\_S\_TEST\_CONFIG::Custom3PowerLimit2

Offset 0x0B20 - Long term Power Limit value for custom cTDP level 3 Long term Power Limit value for custom cTDP level 3

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3753 of file FspsUpd.h.

#### 10.11.2.24 Custom3TurboActivationRatio

UINT8 FSP\_S\_TEST\_CONFIG::Custom3TurboActivationRatio

Offset 0x0A72 - Custom Turbo Activation Ratio Turbo Activation Ratio for custom cTDP level 3.

Valid Range 0 to 255

Definition at line 3348 of file FspsUpd.h.

#### 10.11.2.25 Cx

UINT8 FSP\_S\_TEST\_CONFIG::Cx

Offset 0x0A9F - Enable or Disable CPU power states (C-states) Enable or Disable CPU power states (C-states).

0: Disable; 1: Enable \$EN DIS

Definition at line 3529 of file FspsUpd.h.

#### 10.11.2.26 DebugInterfaceLockEnable

UINT8 FSP\_S\_TEST\_CONFIG::DebugInterfaceLockEnable

Offset 0x0A7E - CPU Run Control Lock Lock or Unlock CPU Run Control; 0: Disable; 1: Enable.

\$EN\_DIS

Definition at line 3421 of file FspsUpd.h.

## 10.11.2.27 DisableProcHotOut

UINT8 FSP\_S\_TEST\_CONFIG::DisableProcHotOut

Offset 0x0A9A - Enable or Disable PROCHOT# signal being driven externally Enable or Disable PROCHOT# signal being driven externally; 0: Disable; 1: Enable.

\$EN\_DIS

Definition at line 3499 of file FspsUpd.h.

## 10.11.2.28 DisableVrThermalAlert

UINT8 FSP\_S\_TEST\_CONFIG::DisableVrThermalAlert

Offset 0x0A9C - Enable or Disable VR Thermal Alert Enable or Disable VR Thermal Alert; 0: Disable; 1: Enable.

\$EN\_DIS

Definition at line 3511 of file FspsUpd.h.

# 10.11.2.29 Eist

UINT8 FSP\_S\_TEST\_CONFIG::Eist

Offset 0x0A95 - Enable or Disable Intel SpeedStep Technology Enable or Disable Intel SpeedStep Technology.

0: Disable; 1: Enable \$EN DIS

Definition at line 3467 of file FspsUpd.h.

## 10.11.2.30 EnableEpbPeciOverride

UINT8 FSP\_S\_TEST\_CONFIG::EnableEpbPeciOverride

Offset 0x0B3C - Enable or Disable EPB override over PECI Enable or Disable EPB override over PECI.

0: Disable; 1: Enable \$EN\_DIS

Definition at line 3879 of file FspsUpd.h.

### 10.11.2.31 EnableFastMsrHwpReq

UINT8 FSP\_S\_TEST\_CONFIG::EnableFastMsrHwpReq

Offset 0x0B3D - Enable or Disable Fast MSR for IA32\_HWP\_REQUEST Enable or Disable Fast MSR for IA32\_H↔ WP\_REQUEST.

0: Disable;1: Enable \$EN\_DIS

Definition at line 3885 of file FspsUpd.h.

# 10.11.2.32 EnableHwpAutoEppGrouping

UINT8 FSP\_S\_TEST\_CONFIG::EnableHwpAutoEppGrouping

Offset 0x0B3B - Enable or Disable HwP Autonomous EPP Grouping Enable or Disable HwP Autonomous EPP Grouping.

0: Disable; 1: Enable \$EN\_DIS

Definition at line 3873 of file FspsUpd.h.

### 10.11.2.33 EnableHwpAutoPerCorePstate

UINT8 FSP\_S\_TEST\_CONFIG::EnableHwpAutoPerCorePstate

Offset 0x0B3A - Enable or Disable HwP Autonomous Per Core P State OS control Enable or Disable HwP Autonomous Per Core P State OS control.

0: Disable; 1: Enable \$EN\_DIS

Definition at line 3867 of file FspsUpd.h.

# 10.11.2.34 EnableItbm

UINT8 FSP\_S\_TEST\_CONFIG::EnableItbm

Offset 0x0B33 - Intel Turbo Boost Max Technology 3.0 Intel Turbo Boost Max Technology 3.0.

## 0: Disabled; 1: Enabled \$EN\_DIS

Definition at line 3824 of file FspsUpd.h.

#### 10.11.2.35 EnablePerCorePState

UINT8 FSP\_S\_TEST\_CONFIG::EnablePerCorePState

Offset 0x0B39 - Enable or Disable Per Core P State OS control Enable or Disable Per Core P State OS control.

0: Disable; 1: Enable \$EN\_DIS

Definition at line 3860 of file FspsUpd.h.

## 10.11.2.36 EndOfPostMessage

UINT8 FSP\_S\_TEST\_CONFIG::EndOfPostMessage

Offset 0x0B51 - End of Post message Test, Send End of Post message.

Disable(0x0): Disable EOP message, Send in PEI(0x1): EOP send in PEI, Send in DXE(0x2)(Default): EOP send in DXE 0:Disable, 1:Send in PEI, 2:Send in DXE, 3:Reserved

Definition at line 3909 of file FspsUpd.h.

# 10.11.2.37 EnergyEfficientPState

UINT8 FSP\_S\_TEST\_CONFIG::EnergyEfficientPState

Offset 0x0A96 - Enable or Disable Energy Efficient P-state Enable or Disable Energy Efficient P-state will be applied in Turbo mode.

Disable; 1: Enable \$EN\_DIS

Definition at line 3474 of file FspsUpd.h.

# 10.11.2.38 EnergyEfficientTurbo

UINT8 FSP\_S\_TEST\_CONFIG::EnergyEfficientTurbo

Offset 0x0A97 - Enable or Disable Energy Efficient Turbo Enable or Disable Energy Efficient Turbo, will be applied in Turbo mode.

Disable; 1: Enable \$EN\_DIS

Definition at line 3481 of file FspsUpd.h.

#### 10.11.2.39 HdcControl

UINT8 FSP\_S\_TEST\_CONFIG::HdcControl

Offset 0x0A5F - Hardware Duty Cycle Control Hardware Duty Cycle Control configuration.

0: Disabled; 1: Enabled 2-3:Reserved \$EN\_DIS

Definition at line 3239 of file FspsUpd.h.

#### 10.11.2.40 Hwp

UINT8 FSP\_S\_TEST\_CONFIG::Hwp

Offset 0x0A5E - Enable or Disable HWP Enable or Disable HWP(Hardware P states) Support.

0: Disable; 1: Enable; 2-3:Reserved \$EN\_DIS

Definition at line 3233 of file FspsUpd.h.

# 10.11.2.41 HwpInterruptControl

UINT8 FSP\_S\_TEST\_CONFIG::HwpInterruptControl

Offset 0x0B2E - Set HW P-State Interrupts Enabled for for MISC\_PWR\_MGMT Set HW P-State Interrupts Enabled for for MISC\_PWR\_MGMT; **0: Disable**; 1: Enable.

\$EN DIS

Definition at line 3786 of file FspsUpd.h.

#### 10.11.2.42 MachineCheckEnable

UINT8 FSP\_S\_TEST\_CONFIG::MachineCheckEnable

Offset 0x0A7C - Enable or Disable initialization of machine check registers Enable or Disable initialization of machine check registers; 0: Disable; 1: Enable.

\$EN\_DIS

Definition at line 3408 of file FspsUpd.h.

### 10.11.2.43 MaxRingRatioLimit

UINT8 FSP\_S\_TEST\_CONFIG::MaxRingRatioLimit

Offset 0x0B38 - Maximum Ring ratio limit override Maximum Ring ratio limit override.

0: Hardware defaults. Range: 0 - Max turbo ratio limit

Definition at line 3854 of file FspsUpd.h.

# 10.11.2.44 MctpBroadcastCycle

UINT8 FSP\_S\_TEST\_CONFIG::MctpBroadcastCycle

Offset 0x0CF9 - Mctp Broadcast Cycle Test, Determine if MCTP Broadcast is enabled 0: Disable; 1: Enable.

\$EN\_DIS

Definition at line 4060 of file FspsUpd.h.

## 10.11.2.45 MinRingRatioLimit

UINT8 FSP\_S\_TEST\_CONFIG::MinRingRatioLimit

Offset 0x0B37 - Minimum Ring ratio limit override Minimum Ring ratio limit override.

0: Hardware defaults. Range: 0 - Max turbo ratio limit

Definition at line 3848 of file FspsUpd.h.

#### 10.11.2.46 MIcStreamerPrefetcher

UINT8 FSP\_S\_TEST\_CONFIG::MlcStreamerPrefetcher

Offset 0x0A79 - Enable or Disable MLC Streamer Prefetcher Enable or Disable MLC Streamer Prefetcher; 0←: Disable; **1: Enable**.

\$EN DIS

Definition at line 3390 of file FspsUpd.h.

## 10.11.2.47 MonitorMwaitEnable

UINT8 FSP\_S\_TEST\_CONFIG::MonitorMwaitEnable

Offset 0x0A7B - Enable or Disable Monitor /MWAIT instructions Enable or Disable Monitor /MWAIT instructions; 0: Disable; 1: Enable.

\$EN\_DIS

Definition at line 3402 of file FspsUpd.h.

# 10.11.2.48 NumberOfEntries

UINT8 FSP\_S\_TEST\_CONFIG::NumberOfEntries

Offset 0x0A6A - Custom Ratio State Entries The number of custom ratio state entries, ranges from 0 to 40 for a valid custom ratio table. Sets the number of custom P-states.

At least 2 states must be present

Definition at line 3308 of file FspsUpd.h.

#### 10.11.2.49 OneCoreRatioLimit

UINT8 FSP\_S\_TEST\_CONFIG::OneCoreRatioLimit

Offset 0x0A5A - 1-Core Ratio Limit 1-Core Ratio Limit: For XE part: LFM to 255, For overclocking part: LFM to Fused 1-Core Ratio Limit + OC Bins. This 1-Core Ratio Limit Must be greater than or equal to 2-Core Ratio Limit, 3-Core Ratio Limit, 4-Core Ratio Limit.

Range is 0 to 83

Definition at line 3205 of file FspsUpd.h.

#### 10.11.2.50 PchHdaResetWaitTimer

UINT16 FSP\_S\_TEST\_CONFIG::PchHdaResetWaitTimer

Offset 0x0B54 - HD Audio Reset Wait Timer The delay timer after Azalia reset, the value is number of microseconds.

Default is 600.

Definition at line 3925 of file FspsUpd.h.

#### 10.11.2.51 PchLockDownBiosInterface

UINT8 FSP\_S\_TEST\_CONFIG::PchLockDownBiosInterface

Offset 0x0B57 - Enable LOCKDOWN BIOS Interface Enable BIOS Interface Lock Down bit to prevent writes to the Backup Control Register.

\$EN\_DIS

Definition at line 3937 of file FspsUpd.h.

#### 10.11.2.52 PchLockDownGlobalSmi

UINT8 FSP\_S\_TEST\_CONFIG::PchLockDownGlobalSmi

Offset 0x0B56 - Enable LOCKDOWN SMI Enable SMI\_LOCK bit to prevent writes to the Global SMI Enable bit.

\$EN\_DIS

Definition at line 3931 of file FspsUpd.h.

## 10.11.2.53 PchPmDisableEnergyReport

UINT8 FSP\_S\_TEST\_CONFIG::PchPmDisableEnergyReport

Offset 0x0CF4 - PCH Energy Reporting Disable/Enable PCH to CPU energy report feature.

\$EN\_DIS

Definition at line 4028 of file FspsUpd.h.

## 10.11.2.54 PchSbAccessUnlock

UINT8 FSP\_S\_TEST\_CONFIG::PchSbAccessUnlock

Offset 0x0B59 - PCH Unlock SideBand access The SideBand PortID mask for certain end point (e.g.

PSFx) will be locked before 3rd party code execution. 0: Lock SideBand access; 1: Unlock SideBand access. \$EN DIS

Definition at line 3950 of file FspsUpd.h.

# 10.11.2.55 PchUnlockGpioPads

UINT8 FSP\_S\_TEST\_CONFIG::PchUnlockGpioPads

Offset 0x0B58 - Unlock all GPIO pads Force all GPIO pads to be unlocked for debug purpose.

\$EN DIS

Definition at line 3943 of file FspsUpd.h.

#### 10.11.2.56 PchXhciOcLock

UINT8 FSP\_S\_TEST\_CONFIG::PchXhciOcLock

Offset 0x0CF6 - PCH USB OverCurrent mapping lock enable If this policy option is enabled then BIOS will program OCCFDONE bit in xHCI meaning that OC mapping data will be consumed by xHCI and OC mapping registers will be locked.

\$EN\_DIS

Definition at line 4041 of file FspsUpd.h.

#### 10.11.2.57 PcieEnablePort8xhDecode

UINT8 FSP\_S\_TEST\_CONFIG::PcieEnablePort8xhDecode

Offset 0x0CF2 - PCIE RP Enable Port8xh Decode This member describes whether PCIE root port Port 8xh Decode is enabled.

0: Disable; 1: Enable. \$EN DIS

Definition at line 4017 of file FspsUpd.h.

## 10.11.2.58 PcieRpDptp

```
UINT8 FSP_S_TEST_CONFIG::PcieRpDptp[24]
```

Offset 0x0CDA - PCIE RP Downstream Port Transmiter Preset Used during Gen3 Link Equalization.

Used for all lanes. Default is 7.

Definition at line 4010 of file FspsUpd.h.

# 10.11.2.59 PcieRpSlotPowerLimitScale

UINT8 FSP\_S\_TEST\_CONFIG::PcieRpSlotPowerLimitScale[24]

Offset 0x0C7A - PCIE RP Slot Power Limit Scale Specifies scale used for slot power limit value.

Leave as 0 to set to default.

Definition at line 3995 of file FspsUpd.h.

# 10.11.2.60 PcieRpSlotPowerLimitValue

UINT16 FSP\_S\_TEST\_CONFIG::PcieRpSlotPowerLimitValue[24]

Offset 0x0C92 - PCIE RP Slot Power Limit Value Specifies upper limit on power supplie by slot.

Leave as 0 to set to default.

Definition at line 4000 of file FspsUpd.h.

## 10.11.2.61 PcieRpUptp

```
UINT8 FSP_S_TEST_CONFIG::PcieRpUptp[24]
```

Offset 0x0CC2 - PCIE RP Upstream Port Transmiter Preset Used during Gen3 Link Equalization.

Used for all lanes. Default is 5.

Definition at line 4005 of file FspsUpd.h.

# 10.11.2.62 PkgCStateDemotion

```
UINT8 FSP_S_TEST_CONFIG::PkgCStateDemotion
```

Offset 0x0AA2 - Enable or Disable Package Cstate Demotion Enable or Disable Package Cstate Demotion.

0: Disable; 1: Enable \$EN\_DIS

Definition at line 3547 of file FspsUpd.h.

# 10.11.2.63 PkgCStateLimit

```
UINT8 FSP_S_TEST_CONFIG::PkgCStateLimit
```

Offset 0x0AA7 - Set the Max Pkg Cstate Set the Max Pkg Cstate.

Default set to Auto which limits the Max Pkg Cstate to deep C-state. Valid values 0 - C0/C1 , 1 - C2 , 2 - C3 , 3 - C6 , 4 - C7 , 5 - C7S , 6 - C8 , 7 - C9 , 8 - C10 , 254 - CPU Default , 255 - Auto

Definition at line 3578 of file FspsUpd.h.

## 10.11.2.64 PkgCStateUnDemotion

```
UINT8 FSP_S_TEST_CONFIG::PkgCStateUnDemotion
```

Offset 0x0AA3 - Enable or Disable Package Cstate UnDemotion Enable or Disable Package Cstate UnDemotion.

0: Disable; 1: Enable \$EN\_DIS

Definition at line 3553 of file FspsUpd.h.

## 10.11.2.65 PmcLpmS0ixSubStateEnableMask

```
{\tt UINT8\ FSP\_S\_TEST\_CONFIG::PmcLpmS0ixSubStateEnableMask}
```

Offset 0x0CF7 - Low Power Mode Enable/Disable config mask Configure if respective S0i2/3 sub-states are to be supported.

Each bit corresponds to one sub-state (LPMx - BITx): LPM0-s0i2.0, LPM1-s0i2.1, LPM2-s0i2.2, LPM3-s0i3.0, L  $\leftarrow$  PM4-s0i3.1, LPM5-s0i3.2, LPM6-s0i3.3, LPM7-s0i3.4.

Definition at line 4048 of file FspsUpd.h.

#### 10.11.2.66 PmgCstCfgCtrlLock

UINT8 FSP\_S\_TEST\_CONFIG::PmgCstCfgCtrlLock

Offset 0x0AA0 - Configure C-State Configuration Lock Configure C-State Configuration Lock; 0: Disable; **1: Enable**. \$EN\_DIS

Definition at line 3535 of file FspsUpd.h.

#### 10.11.2.67 PowerLimit1

UINT32 FSP\_S\_TEST\_CONFIG::PowerLimit1

Offset 0x0AF8 - Package Long duration turbo mode power limit Package Long duration turbo mode power limit.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit. Valid Range 0 to 4095875 in Step size of 125

Definition at line 3693 of file FspsUpd.h.

#### 10.11.2.68 PowerLimit1Time

UINT8 FSP\_S\_TEST\_CONFIG::PowerLimit1Time

Offset 0x0A60 - Package Long duration turbo mode time Package Long duration turbo mode time window in seconds.

Valid values(Unit in seconds) 0 to 8, 10, 12, 14, 16, 20, 24, 28, 32, 40, 48, 56, 64, 80, 96, 112, 128 Definition at line 3245 of file FspsUpd.h.

#### 10.11.2.69 PowerLimit2

UINT8 FSP\_S\_TEST\_CONFIG::PowerLimit2

Offset 0x0A61 - Short Duration Turbo Mode Enable or Disable short duration Turbo Mode.

0 : Disable; 1: Enable \$EN\_DIS

Definition at line 3251 of file FspsUpd.h.

#### 10.11.2.70 PowerLimit2Power

UINT32 FSP\_S\_TEST\_CONFIG::PowerLimit2Power

Offset 0x0AFC - Package Short duration turbo mode power limit Package Short duration turbo mode power limit. Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3699 of file FspsUpd.h.

#### 10.11.2.71 PowerLimit3

UINT32 FSP\_S\_TEST\_CONFIG::PowerLimit3

Offset 0x0B00 - Package PL3 power limit Package PL3 power limit.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3705 of file FspsUpd.h.

#### 10.11.2.72 PowerLimit4

UINT32 FSP\_S\_TEST\_CONFIG::PowerLimit4

Offset 0x0B04 - Package PL4 power limit Package PL4 power limit.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3711 of file FspsUpd.h.

#### 10.11.2.73 ProcessorTraceEnable

UINT8 FSP\_S\_TEST\_CONFIG::ProcessorTraceEnable

Offset 0x0A81 - Enable or Disable Processor Trace feature Enable or Disable Processor Trace feature; **0: Disable**; 1: Enable.

\$EN DIS

Definition at line 3439 of file FspsUpd.h.

#### 10.11.2.74 ProcessorTraceMemBase

UINT64 FSP\_S\_TEST\_CONFIG::ProcessorTraceMemBase

Offset 0x0A88 - Base of memory region allocated for Processor Trace Base address of memory region allocated for Processor Trace.

Processor Trace requires 2<sup>N</sup> alignment and size in bytes per thread, from 4KB to 128MB. **0: Disable** Definition at line 3449 of file FspsUpd.h.

## 10.11.2.75 ProcessorTraceMemLength

UINT32 FSP\_S\_TEST\_CONFIG::ProcessorTraceMemLength

Offset 0x0A90 - Memory region allocation for Processor Trace Length in bytes of memory region allocated for Processor Trace.

Processor Trace requires 2<sup>N</sup> alignment and size in bytes per thread, from 4KB to 128MB. **0: Disable** Definition at line 3455 of file FspsUpd.h.

#### 10.11.2.76 ProcessorTraceOutputScheme

UINT8 FSP\_S\_TEST\_CONFIG::ProcessorTraceOutputScheme

Offset 0x0A80 - Control on Processor Trace output scheme Control on Processor Trace output scheme; **0: Single Range Output**; 1: ToPA Output.

0: Single Range Output, 1: ToPA Output

Definition at line 3433 of file FspsUpd.h.

## 10.11.2.77 ProcHotResponse

UINT8 FSP\_S\_TEST\_CONFIG::ProcHotResponse

Offset 0x0A9B - Enable or Disable PROCHOT# Response Enable or Disable PROCHOT# Response; **0: Disable**; 1: Enable.

\$EN\_DIS

Definition at line 3505 of file FspsUpd.h.

#### 10.11.2.78 PsysPmax

UINT16 FSP\_S\_TEST\_CONFIG::PsysPmax

Offset 0x0AEA - Platform Power Pmax PCODE MMIO Mailbox: Platform Power Pmax.

**0 - Auto** Specified in 1/8 Watt increments. Range 0-1024 Watts. Value of 800 = 100W

Definition at line 3658 of file FspsUpd.h.

## 10.11.2.79 PsysPowerLimit1

UINT8 FSP\_S\_TEST\_CONFIG::PsysPowerLimit1

Offset 0x0A76 - PL1 Enable value PL1 Enable value to limit average platform power.

0: Disable; 1: Enable. \$EN\_DIS

Definition at line 3371 of file FspsUpd.h.

#### 10.11.2.80 PsysPowerLimit1Power

UINT32 FSP\_S\_TEST\_CONFIG::PsysPowerLimit1Power

Offset 0x0B24 - Platform PL1 power Platform PL1 power.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3759 of file FspsUpd.h.

#### 10.11.2.81 PsysPowerLimit2

UINT8 FSP\_S\_TEST\_CONFIG::PsysPowerLimit2

Offset 0x0A78 - PL2 Enable Value PL2 Enable activates the PL2 value to limit average platform power.

0: Disable; 1: Enable. \$EN DIS

Definition at line 3384 of file FspsUpd.h.

#### 10.11.2.82 PsysPowerLimit2Power

UINT32 FSP\_S\_TEST\_CONFIG::PsysPowerLimit2Power

Offset 0x0B28 - Platform PL2 power Platform PL2 power.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3765 of file FspsUpd.h.

#### 10.11.2.83 RaceToHalt

UINT8 FSP\_S\_TEST\_CONFIG::RaceToHalt

Offset 0x0B2C - Race To Halt Enable/Disable Race To Halt feature.

RTH will dynamically increase CPU frequency in order to enter pkg C-State faster to reduce overall power. (RTH is controlled through MSR 1FC bit 20)Disable; **1: Enable** \$EN\_DIS

Definition at line 3773 of file FspsUpd.h.

## 10.11.2.84 SaPcieRpGen3Dptp

UINT8 FSP\_S\_TEST\_CONFIG::SaPcieRpGen3Dptp[4]

Offset 0x0D2E - PCIE RP Downstream Port Transmiter Preset Used during Gen3 Link Equalization.

Used for all lanes. Default is 7.

Definition at line 4110 of file FspsUpd.h.

## 10.11.2.85 SaPcieRpGen3Uptp

UINT8 FSP\_S\_TEST\_CONFIG::SaPcieRpGen3Uptp[4]

Offset 0x0D2A - PCIE RP Upstream Port Transmiter Preset Used during Gen3 Link Equalization.

Used for all lanes. Default is 7.

Definition at line 4105 of file FspsUpd.h.

#### 10.11.2.86 SaPcieRpGen4Dptp

UINT8 FSP\_S\_TEST\_CONFIG::SaPcieRpGen4Dptp[4]

Offset 0x0D36 - PCIE RP Downstream Port Transmiter Preset Used during Gen3 Link Equalization.

Used for all lanes. Default is 7.

Definition at line 4120 of file FspsUpd.h.

#### 10.11.2.87 SaPcieRpGen4Uptp

UINT8 FSP\_S\_TEST\_CONFIG::SaPcieRpGen4Uptp[4]

Offset 0x0D32 - PCIE RP Upstream Port Transmiter Preset Used during Gen3 Link Equalization.

Used for all lanes. Default is 7.

Definition at line 4115 of file FspsUpd.h.

#### 10.11.2.88 SataTestMode

UINT8 FSP\_S\_TEST\_CONFIG::SataTestMode

Offset 0x0CF5 - PCH Sata Test Mode Allow entrance to the PCH SATA test modes.

\$EN DIS

Definition at line 4034 of file FspsUpd.h.

#### 10.11.2.89 SkipPostBootSai

UINT8 FSP\_S\_TEST\_CONFIG::SkipPostBootSai

Offset 0x0CF8 - Skip POSTBOOT SAI This skip the Post Boot Sai programming.

0: Set Post Boot Sai; 1: Skip Post Boot Sai. \$EN\_DIS

Definition at line 4054 of file FspsUpd.h.

#### 10.11.2.90 StateRatio

```
UINT8 FSP_S_TEST_CONFIG::StateRatio[40]
```

Offset 0x0AB2 - P-state ratios for custom P-state table P-state ratios for custom P-state table.

NumberOfEntries has valid range between 0 to 40. For no. of P-States supported(NumberOfEntries) , State ← Ratio[NumberOfEntries] are configurable. Valid Range of each entry is 0 to 0x7F

Definition at line 3643 of file FspsUpd.h.

## 10.11.2.91 StateRatioMax16

```
UINT8 FSP_S_TEST_CONFIG::StateRatioMax16[16]
```

Offset 0x0ADA - P-state ratios for max 16 version of custom P-state table P-state ratios for max 16 version of custom P-state table.

This table is used for OS versions limited to a max of 16 P-States. If the first entry of this table is 0, or if Number of Entries is 16 or less, then this table will be ignored, and up to the top 16 values of the StateRatio table will be used instead. Valid Range of each entry is 0 to 0x7F

Definition at line 3652 of file FspsUpd.h.

#### 10.11.2.92 TccActivationOffset

UINT8 FSP\_S\_TEST\_CONFIG::TccActivationOffset

Offset 0x0A67 - TCC Activation Offset TCC Activation Offset.

Offset from factory set TCC activation temperature at which the Thermal Control Circuit must be activated. TCC will be activated at TCC Activation Temperature, in volts.For SKL Y SKU, the recommended default for this policy is **10**, For all other SKUs the recommended default are **0** 

Definition at line 3287 of file FspsUpd.h.

#### 10.11.2.93 TccOffsetClamp

```
UINT8 FSP_S_TEST_CONFIG::TccOffsetClamp
```

Offset 0x0A68 - Tcc Offset Clamp Enable/Disable Tcc Offset Clamp for Runtime Average Temperature Limit (RATL) allows CPU to throttle below P1.For SKL Y SKU, the recommended default for this policy is **1: Enabled**, For all other SKUs the recommended default are **0: Disabled**.

\$EN DIS

Definition at line 3295 of file FspsUpd.h.

#### 10.11.2.94 TccOffsetLock

```
UINT8 FSP_S_TEST_CONFIG::TccOffsetLock
```

Offset 0x0A69 - Tcc Offset Lock Tcc Offset Lock for Runtime Average Temperature Limit (RATL) to lock temperature target; **0: Disabled**; 1: Enabled.

\$EN\_DIS

Definition at line 3302 of file FspsUpd.h.

#### 10.11.2.95 TccOffsetTimeWindowForRatl

```
UINT32 FSP_S_TEST_CONFIG::TccOffsetTimeWindowForRatl
```

Offset 0x0B08 - Tcc Offset Time Window for RATL Package PL4 power limit.

Units are based on POWER\_MGMT\_CONFIG.CustomPowerUnit.Valid Range 0 to 4095875 in Step size of 125 Definition at line 3717 of file FspsUpd.h.

#### 10.11.2.96 ThreeStrikeCounterDisable

```
UINT8 FSP_S_TEST_CONFIG::ThreeStrikeCounterDisable
```

Offset 0x0B2D - Set Three Strike Counter Disable False (default): Three Strike counter will be incremented and True: Prevents Three Strike counter from incrementing; **0: False**; 1: True.

0: False, 1: True

Definition at line 3780 of file FspsUpd.h.

#### 10.11.2.97 TimedMwait

UINT8 FSP\_S\_TEST\_CONFIG::TimedMwait

Offset 0x0AA5 - Enable or Disable TimedMwait Support.

Enable or Disable TimedMwait Support. 0: Disable; 1: Enable \$EN DIS

Definition at line 3565 of file FspsUpd.h.

#### 10.11.2.98 TStates

UINT8 FSP\_S\_TEST\_CONFIG::TStates

Offset 0x0A98 - Enable or Disable T states Enable or Disable T states; 0: Disable; 1: Enable.

\$EN DIS

Definition at line 3487 of file FspsUpd.h.

The documentation for this struct was generated from the following file:

FspsUpd.h

# 10.12 FSP\_T\_CONFIG Struct Reference

#### Fsp T Configuration.

#include <FsptUpd.h>

#### **Public Attributes**

• UINT8 PcdSerialloUartDebugEnable

Offset 0x0040 - PcdSerialloUartDebugEnable Enable Seriallo Uart debug library with/without initializing Seriallo Uart device in FSP.

• UINT8 PcdSerialloUartNumber

Offset 0x0041 - PcdSerialloUartNumber Select Seriallo Uart Controller for debug.

UINT8 PcdSerialIoUartMode

Offset 0x0042 - PcdSerialloUartMode - FSPT Select Seriallo Uart Controller mode 0:SerialloUartDisabled, 1:Serial ← IoUartPci, 2:SerialloUartHidden, 3:SerialloUartCom, 4:SerialloUartSkipInit.

UINT8 UnusedUpdSpace0

Offset 0x0043.

• UINT32 PcdSerialIoUartBaudRate

Offset 0x0044 - PcdSerialloUartBaudRate - FSPT Set default BaudRate Supported from 0 - default to 6000000.

• UINT64 PcdPciExpressBaseAddress

Offset 0x0048 - Pci Express Base Address Base address to be programmed for Pci Express.

UINT32 PcdPciExpressRegionLength

Offset 0x0050 - Pci Express Region Length Region Length to be programmed for Pci Express.

UINT8 PcdSerialIoUartParity

Offset 0x0054 - PcdSerialIoUartParity - FSPT Set default Parity.

UINT8 PcdSerialIoUartDataBits

Offset 0x0055 - PcdSerialloUartDataBits - FSPT Set default word length.

UINT8 PcdSerialIoUartStopBits

Offset 0x0056 - PcdSerialloUartStopBits - FSPT Set default stop bits.

• UINT8 PcdSerialloUartAutoFlow

Offset 0x0057 - PcdSerialloUartAutoFlow - FSPT Enables UART hardware flow control, CTS and RTS lines.

UINT32 PcdSerialIoUartRxPinMux

Offset 0x0058 - PcdSerialloUartRxPinMux - FSPT Select RX pin muxing for Seriallo UART used for debug.

UINT32 PcdSerialloUartTxPinMux

Offset 0x005C - PcdSerialloUartTxPinMux - FSPT Select TX pin muxing for Seriallo UART used for debug.

• UINT32 PcdSerialIoUartRtsPinMux

Offset 0x0060 - PcdSerialloUartRtsPinMux - FSPT Select Seriallo Uart used for debug Rts pin muxing.

UINT32 PcdSerialIoUartCtsPinMux

Offset 0x0064 - PcdSerialloUartCtsPinMux - FSPT Select Seriallo Uart used for debug Cts pin muxing.

• UINT8 UnusedUpdSpace1 [7]

Offset 0x0068.

UINT8 ReservedFsptUpd1 [25]

Offset 0x006F.

#### 10.12.1 Detailed Description

Fsp T Configuration.

Definition at line 68 of file FsptUpd.h.

#### 10.12.2 Member Data Documentation

#### 10.12.2.1 PcdSerialloUartAutoFlow

UINT8 FSP\_T\_CONFIG::PcdSerialIoUartAutoFlow

Offset 0x0057 - PcdSerialloUartAutoFlow - FSPT Enables UART hardware flow control, CTS and RTS lines.

0: Disable, 1:Enable

Definition at line 130 of file FsptUpd.h.

#### 10.12.2.2 PcdSerialloUartCtsPinMux

UINT32 FSP\_T\_CONFIG::PcdSerialIoUartCtsPinMux

Offset 0x0064 - PcdSerialloUartCtsPinMux - FSPT Select Seriallo Uart used for debug Cts pin muxing.

Refer to GPIO\_\*\_MUXING\_SERIALIO\_UARTx\_CTS\* for possible values.

Definition at line 152 of file FsptUpd.h.

## 10.12.2.3 PcdSerialloUartDataBits

UINT8 FSP\_T\_CONFIG::PcdSerialIoUartDataBits

Offset 0x0055 - PcdSerialloUartDataBits - FSPT Set default word length.

0: Default, 5,6,7,8

Definition at line 118 of file FsptUpd.h.

#### 10.12.2.4 PcdSerialloUartDebugEnable

UINT8 FSP\_T\_CONFIG::PcdSerialIoUartDebugEnable

Offset 0x0040 - PcdSerialloUartDebugEnable Enable Seriallo Uart debug library with/without initializing Seriallo Uart device in FSP.

0:Disable, 1:Enable and Initialize, 2:Enable without Initializing

Definition at line 74 of file FsptUpd.h.

#### 10.12.2.5 PcdSerialloUartNumber

UINT8 FSP\_T\_CONFIG::PcdSerialIoUartNumber

Offset 0x0041 - PcdSerialloUartNumber Select Seriallo Uart Controller for debug.

Note: If UART0 is selected as CNVi BT Core interface, it cannot be used for debug purpose. 0:SerialloUart0, 1:SerialloUart1, 2:SerialloUart2

Definition at line 81 of file FsptUpd.h.

#### 10.12.2.6 PcdSerialloUartParity

UINT8 FSP\_T\_CONFIG::PcdSerialIoUartParity

Offset 0x0054 - PcdSerialloUartParity - FSPT Set default Parity.

0: DefaultParity, 1: NoParity, 2: EvenParity, 3: OddParity

Definition at line 113 of file FsptUpd.h.

#### 10.12.2.7 PcdSerialloUartRtsPinMux

UINT32 FSP\_T\_CONFIG::PcdSerialIoUartRtsPinMux

Offset 0x0060 - PcdSerialloUartRtsPinMux - FSPT Select Seriallo Uart used for debug Rts pin muxing.

Refer to GPIO\_\*\_MUXING\_SERIALIO\_UARTx\_RTS\* for possible values.

Definition at line 146 of file FsptUpd.h.

#### 10.12.2.8 PcdSerialloUartStopBits

UINT8 FSP\_T\_CONFIG::PcdSerialIoUartStopBits

Offset 0x0056 - PcdSerialIoUartStopBits - FSPT Set default stop bits.

0: DefaultStopBits, 1: OneStopBit, 2: OneFiveStopBits, 3: TwoStopBits

Definition at line 124 of file FsptUpd.h.

The documentation for this struct was generated from the following file:

## FsptUpd.h

# 10.13 FSP\_T\_TEST\_CONFIG Struct Reference

## Fsp T Test Configuration.

#include <FsptUpd.h>

#### **Public Attributes**

UINT32 Signature

Offset 0x0088.

UINT8 ReservedFsptTestUpd [28]

Offset 0x008C.

## 10.13.1 Detailed Description

Fsp T Test Configuration.

Definition at line 165 of file FsptUpd.h.

The documentation for this struct was generated from the following file:


· FsptUpd.h

# 10.14 FSPM\_UPD Struct Reference

## Fsp M UPD Configuration.

#include <FspmUpd.h>

Collaboration diagram for FSPM\_UPD:



# **Public Attributes**

• FSP\_UPD\_HEADER FspUpdHeader

Offset 0x0000.

FSPM\_ARCH\_UPD FspmArchUpd

Offset 0x0020.

FSP\_M\_CONFIG FspmConfig

Offset 0x0040.

FSP\_M\_TEST\_CONFIG FspmTestConfig

Offset 0x0540.

• UINT8 UnusedUpdSpace16 [6]

Offset 0x06E8.

UINT16 UpdTerminator

Offset 0x06EE.

## 10.14.1 Detailed Description

Fsp M UPD Configuration.

Definition at line 2481 of file FspmUpd.h.

The documentation for this struct was generated from the following file:


• FspmUpd.h

# 10.15 FSPS\_UPD Struct Reference

Fsp S UPD Configuration.

#include <FspsUpd.h>

Collaboration diagram for FSPS\_UPD:



#### **Public Attributes**

FSP\_UPD\_HEADER FspUpdHeader

Offset 0x0000.

• FSP\_S\_CONFIG FspsConfig

Offset 0x0020.

FSP\_S\_TEST\_CONFIG FspsTestConfig

Offset 0x0A40.

• UINT8 UnusedUpdSpace36 [6]

Offset 0x0EE0.

UINT16 UpdTerminator

Offset 0x0EE6.

## 10.15.1 Detailed Description

Fsp S UPD Configuration.

Definition at line 4133 of file FspsUpd.h.

The documentation for this struct was generated from the following file:

• FspsUpd.h

# 10.16 FSPT\_CORE\_UPD Struct Reference

```
Fsp T Core UPD.
```

```
#include <FsptUpd.h>
```

## **Public Attributes**

UINT32 MicrocodeRegionBase

Offset 0x0020.

• UINT32 MicrocodeRegionSize

Offset 0x0024.

• UINT32 CodeRegionBase

Offset 0x0028.

• UINT32 CodeRegionSize

Offset 0x002C.

• UINT8 Reserved [16]

Offset 0x0030.

## 10.16.1 Detailed Description

Fsp T Core UPD.

Definition at line 43 of file FsptUpd.h.

The documentation for this struct was generated from the following file:


• FsptUpd.h

# 10.17 FSPT\_UPD Struct Reference

# Fsp T UPD Configuration.

```
#include <FsptUpd.h>
```

Collaboration diagram for FSPT\_UPD:



#### **Public Attributes**

FSP\_UPD\_HEADER FspUpdHeader

Offset 0x0000.

FSPT\_CORE\_UPD FsptCoreUpd

Offset 0x0020.

FSP\_T\_CONFIG FsptConfig

Offset 0x0040.

FSP\_T\_TEST\_CONFIG FsptTestConfig

Offset 0x0088.

UINT8 UnusedUpdSpace2 [6]

Offset 0x00B8.

• UINT16 UpdTerminator

Offset 0x00BE.

## 10.17.1 Detailed Description

Fsp T UPD Configuration.

Definition at line 178 of file FsptUpd.h.

The documentation for this struct was generated from the following file:

• FsptUpd.h

# 10.18 GPIO\_CONFIG Struct Reference

GPIO configuration structure used for pin programming.

#include <GpioConfig.h>

#### **Public Attributes**

• UINT32 PadMode: 5

Pad Mode Pad can be set as GPIO or one of its native functions.

• UINT32 HostSoftPadOwn: 2

Host Software Pad Ownership Set pad to ACPI mode or GPIO Driver Mode.

• UINT32 Direction: 6

GPIO Direction Can choose between In, In with inversion, Out, both In and Out, both In with inversion and out or disabling both.

• UINT32 OutputState: 2

Output State Set Pad output value.

• UINT32 InterruptConfig: 9

GPIO Interrupt Configuration Set Pad to cause one of interrupts (IOxAPIC/SCI/SMI/NMI).

• UINT32 PowerConfig: 8

GPIO Power Configuration.

• UINT32 ElectricalConfig: 9

GPIO Electrical Configuration This setting controls pads termination and voltage tolerance.

• UINT32 LockConfig: 4

GPIO Lock Configuration This setting controls pads lock.

• UINT32 OtherSettings: 2

Additional GPIO configuration Refer to definition of GPIO\_OTHER\_CONFIG for supported settings.

• UINT32 RsvdBits: 17

Reserved bits for future extension.

## 10.18.1 Detailed Description

GPIO configuration structure used for pin programming.

Structure contains fields that can be used to configure pad.

Definition at line 66 of file GpioConfig.h.

#### 10.18.2 Member Data Documentation

#### 10.18.2.1 Direction

UINT32 GPIO\_CONFIG::Direction

GPIO Direction Can choose between In, In with inversion, Out, both In and Out, both In with inversion and out or disabling both.

Refer to definition of GPIO\_DIRECTION for supported settings.

Definition at line 87 of file GpioConfig.h.

#### 10.18.2.2 ElectricalConfig

UINT32 GPIO\_CONFIG::ElectricalConfig

GPIO Electrical Configuration This setting controls pads termination and voltage tolerance.

Refer to definition of GPIO\_ELECTRICAL\_CONFIG for supported settings.

Definition at line 113 of file GpioConfig.h.

#### 10.18.2.3 HostSoftPadOwn

UINT32 GPIO\_CONFIG::HostSoftPadOwn

Host Software Pad Ownership Set pad to ACPI mode or GPIO Driver Mode.

Refer to definition of GPIO\_HOSTSW\_OWN.

Definition at line 81 of file GpioConfig.h.

## 10.18.2.4 InterruptConfig

UINT32 GPIO\_CONFIG::InterruptConfig

GPIO Interrupt Configuration Set Pad to cause one of interrupts (IOxAPIC/SCI/SMI/NMI).

This setting is applicable only if GPIO is in GpioMode with input enabled. Refer to definition of GPIO\_INT\_CONFIG for supported settings.

Definition at line 101 of file GpioConfig.h.

# 10.18.2.5 LockConfig

UINT32 GPIO\_CONFIG::LockConfig

GPIO Lock Configuration This setting controls pads lock.

Refer to definition of GPIO\_LOCK\_CONFIG for supported settings.

Definition at line 119 of file GpioConfig.h.

#### 10.18.2.6 OutputState

UINT32 GPIO\_CONFIG::OutputState

Output State Set Pad output value.

Refer to definition of GPIO\_OUTPUT\_STATE for supported settings. This setting takes place when output is enabled.

Definition at line 94 of file GpioConfig.h.

## 10.18.2.7 PadMode

UINT32 GPIO\_CONFIG::PadMode

Pad Mode Pad can be set as GPIO or one of its native functions.

When in native mode setting Direction (except Inversion), OutputState, InterruptConfig, Host Software Pad Ownership and OutputStateLock are unnecessary. Refer to definition of GPIO\_PAD\_MODE. Refer to EDS for each native mode according to the pad.

Definition at line 75 of file GpioConfig.h.

#### 10.18.2.8 PowerConfig

UINT32 GPIO\_CONFIG::PowerConfig

GPIO Power Configuration.

This setting controls Pad Reset Configuration. Refer to definition of GPIO\_RESET\_CONFIG for supported settings. Definition at line 107 of file GpioConfig.h.

The documentation for this struct was generated from the following file:

• GpioConfig.h

# 10.19 HOB\_USAGE\_DATA\_HOB Struct Reference

Hob Usage Data Hob.

#include <HobUsageDataHob.h>

# 10.19.1 Detailed Description

Hob Usage Data Hob.

#### **Revision 1:**

· Initial version.

Definition at line 49 of file HobUsageDataHob.h.

The documentation for this struct was generated from the following file:

· HobUsageDataHob.h

# 10.20 MEMORY\_PLATFORM\_DATA Struct Reference

Memory Platform Data Hob.

#include <MemInfoHob.h>

#### 10.20.1 Detailed Description

Memory Platform Data Hob.

#### **Revision 1:**

- · Initial version. Revision 2:
- Added TsegBase, PrmrrSize, PrmrrBase, Gttbase, MmioSize, PciEBaseAddress fields

Definition at line 257 of file MemInfoHob.h.

The documentation for this struct was generated from the following file:

· MemInfoHob.h

# 10.21 SI PCH DEVICE INTERRUPT CONFIG Struct Reference

The PCH\_DEVICE\_INTERRUPT\_CONFIG block describes interrupt pin, IRQ and interrupt mode for PCH device.

```
#include <FspsUpd.h>
```

#### **Public Attributes**

UINT8 Device

Device number.

UINT8 Function

Device function.

UINT8 IntX

Interrupt pin: INTA-INTD (see SI\_PCH\_INT\_PIN)

UINT8 Irq

IRQ to be set for device.

## 10.21.1 Detailed Description

The PCH\_DEVICE\_INTERRUPT\_CONFIG block describes interrupt pin, IRQ and interrupt mode for PCH device. Definition at line 74 of file FspsUpd.h.

The documentation for this struct was generated from the following file:

· FspsUpd.h

# 10.22 SMBIOS CACHE INFO Struct Reference

SMBIOS Cache Info HOB Structure.

```
#include <SmbiosCacheInfoHob.h>
```

## **Public Attributes**

UINT16 NumberOfCacheLevels

Based on Number of Cache Types L1/L2/L3.

UINT8 SocketDesignationStrIndex

String Index in the string Buffer. Example "L1-CACHE".

• UINT16 CacheConfiguration

Format defined in SMBIOS Spec v3.1 Section7.8 Table36.

• UINT16 MaxCacheSize

Format defined in SMBIOS Spec v3.1 Section7.8.1.

• UINT16 InstalledSize

Format defined in SMBIOS Spec v3.1 Section7.8.1.

UINT16 SupportedSramType

Format defined in SMBIOS Spec v3.1 Section7.8.2.

UINT16 CurrentSramType

Format defined in SMBIOS Spec v3.1 Section7.8.2.

UINT8 CacheSpeed

Cache Speed in nanoseconds. 0 if speed is unknown.

UINT8 ErrorCorrectionType

ENUM Format defined in SMBIOS Spec v3.1 Section 7.8.3.

UINT8 SystemCacheType

ENUM Format defined in SMBIOS Spec v3.1 Section 7.8.4.

UINT8 Associativity

ENUM Format defined in SMBIOS Spec v3.1 Section 7.8.5.

UINT32 MaximumCacheSize2

Format defined in SMBIOS Spec v3.1 Section7.8.1.

• UINT32 InstalledSize2

Format defined in SMBIOS Spec v3.1 Section7.8.1.

#### 10.22.1 Detailed Description

SMBIOS Cache Info HOB Structure.

Definition at line 30 of file SmbiosCacheInfoHob.h.

The documentation for this struct was generated from the following file:

· SmbiosCacheInfoHob.h

# 10.23 SMBIOS PROCESSOR INFO Struct Reference

SMBIOS Processor Info HOB Structure.

#include <SmbiosProcessorInfoHob.h>

## **Public Attributes**

UINT8 ProcessorType

ENUM defined in SMBIOS Spec v3.1 Section 7.5.1.

UINT16 ProcessorFamily

This info is used for both ProcessorFamily and ProcessorFamily2 fields See ENUM defined in SMBIOS Spec v3.1 Section 7.5.2.

• UINT8 ProcessorManufacturerStrIndex

Index of the String in the String Buffer.

UINT64 ProcessorId

ENUM defined in SMBIOS Spec v3.1 Section 7.5.3.

UINT8 ProcessorVersionStrIndex

Index of the String in the String Buffer.

UINT8 Voltage

Format defined in SMBIOS Spec v3.1 Section 7.5.4.

UINT16 ExternalClockInMHz

External Clock Frequency. Set to 0 if unknown.

UINT16 CurrentSpeedInMHz

Snapshot of current processor speed during boot.

UINT8 Status

Format defined in the SMBIOS Spec v3.1 Table 21.

· UINT8 ProcessorUpgrade

ENUM defined in SMBIOS Spec v3.1 Section 7.5.5.

UINT16 CoreCount

This info is used for both CoreCount & CoreCount2 fields See detailed description in SMBIOS Spec v3.1 Section 7.5.6.

UINT16 EnabledCoreCount

This info is used for both CoreEnabled & CoreEnabled2 fields See detailed description in SMBIOS Spec v3.1 Section 7.5.7.

UINT16 ThreadCount

This info is used for both ThreadCount & ThreadCount2 fields See detailed description in SMBIOS Spec v3.1 Section 7.5.8.

UINT16 ProcessorCharacteristics

Format defined in SMBIOS Spec v3.1 Section 7.5.9.

## 10.23.1 Detailed Description

SMBIOS Processor Info HOB Structure.

Definition at line 29 of file SmbiosProcessorInfoHob.h.

The documentation for this struct was generated from the following file:

· SmbiosProcessorInfoHob.h

# 10.24 SMBIOS\_STRUCTURE Struct Reference

The Smbios structure header.

#include <FirmwareVersionInfoHob.h>

## 10.24.1 Detailed Description

The Smbios structure header.

Definition at line 48 of file Firmware Version Info Hob.h.

The documentation for this struct was generated from the following file:

· FirmwareVersionInfoHob.h

# **Chapter 11**


# **File Documentation**

# 11.1 FirmwareVersionInfoHob.h File Reference

Header file for Firmware Version Information.

```
#include <Uefi/UefiMultiPhase.h>
#include <Pi/PiBootMode.h>
#include <Pi/PiHob.h>
```

Include dependency graph for FirmwareVersionInfoHob.h:



## Classes

• struct FIRMWARE\_VERSION

Firmware Version Structure.

struct FIRMWARE\_VERSION\_INFO

Firmware Version Information Structure.

struct SMBIOS\_STRUCTURE

The Smbios structure header.

struct FIRMWARE\_VERSION\_INFO\_HOB

Firmware Version Information HOB Structure.

# 11.1.1 Detailed Description

Header file for Firmware Version Information.

#### Copyright

Copyright (c) 2015 - 2018, Intel Corporation. All rights reserved.

This program and the accompanying materials are licensed and made available under the terms and conditions of the BSD License which accompanies this distribution. The full text of the license may be found at http-://opensource.org/licenses/bsd-license.php

THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.

# 11.2 FspFixedPcds.h File Reference

This file lists all FixedAtBuild PCDs referenced in FSP integration guide.

#### **Macros**

• #define PcdFspAreaBaseAddress 0xFFEF3000

FspAreaBaseAddress.

• #define PcdFspImageIdString \$EHLFSP\$

FspImageIdString.

#define PcdSiliconInitVersionMajor 0x08

SiliconInitVersionMajor.

#define PcdSiliconInitVersionMinor 0x07

SiliconInitVersionMinor.

• #define PcdSiliconInitVersionRevision 0x01

SiliconInitVersionRevision.

• #define PcdSiliconInitVersionBuild 0x10

SiliconInitVersionBuild.

#define PcdGlobalDataPointerAddress 0xFED00148

GlobalDataPointerAddress.

#define PcdTemporaryRamBase 0xFEF00000

TemporaryRamBase.

#define PcdTemporaryRamSize 0x00080000

TemporaryRamSize.

• #define PcdFspReservedBufferSize 0x100

FspReservedBufferSize.

# 11.2.1 Detailed Description

This file lists all FixedAtBuild PCDs referenced in FSP integration guide.

Those value may vary in different FSP revision to meet different requirements.

# 11.3 FspInfoHob.h File Reference

Header file for FSP Information HOB.

#### 11.3.1 Detailed Description

Header file for FSP Information HOB.

Copyright

INTEL CONFIDENTIAL Copyright 2017 Intel Corporation.

The source code contained or described herein and all documents related to the source code ("Material") are owned by Intel Corporation or its suppliers or licensors. Title to the Material remains with Intel Corporation or its suppliers and licensors. The Material may contain trade secrets and proprietary and confidential information of Intel Corporation and its suppliers and licensors, and is protected by worldwide copyright and trade secret laws and treaty provisions. No part of the Material may be used, copied, reproduced, modified, published, uploaded, posted, transmitted, distributed, or disclosed in any way without Intel's prior express written permission.

No license under any patent, copyright, trade secret or other intellectual property right is granted to or conferred upon you by disclosure or delivery of the Materials, either expressly, by implication, inducement, estoppel or otherwise. Any license under such intellectual property rights must be express and approved by Intel in writing.

Unless otherwise agreed by Intel in writing, you may not remove or alter this notice or any other notice embedded in Materials by Intel or Intel's suppliers or licensors in any way.


This file contains an 'Intel Peripheral Driver' and is uniquely identified as "Intel Reference Module" and is licensed for Intel CPUs and chipsets under the terms of your license agreement with Intel or your vendor. This file may be modified by the user, subject to additional terms of the license agreement.

**Specification Reference:** 


# 11.4 FspmUpd.h File Reference

Copyright (c) 2018, Intel Corporation.

#include <FspUpd.h>
#include <MemInfoHob.h>
Include dependency graph for FspmUpd.h:



This graph shows which files directly or indirectly include this file:



#### Classes

• struct CHIPSET INIT INFO

The ChipsetInit Info structure provides the information of ME ChipsetInit CRC and BIOS ChipsetInit CRC.

struct FSP M CONFIG

Fsp M Configuration.

• struct FSP\_M\_TEST\_CONFIG

Fsp M Test Configuration.

struct FSPM\_UPD

Fsp M UPD Configuration.

# 11.4.1 Detailed Description

Copyright (c) 2018, Intel Corporation.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. Neither the name of Intel Corporation nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.


THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

This file is automatically generated. Please do NOT modify !!!


# 11.5 FspsUpd.h File Reference

Copyright (c) 2018, Intel Corporation.

#include <FspUpd.h>
Include dependency graph for FspsUpd.h:



This graph shows which files directly or indirectly include this file:



## **Classes**

• struct AZALIA\_HEADER

Azalia Header structure.

struct AUDIO\_AZALIA\_VERB\_TABLE

Audio Azalia Verb Table structure.

• struct SI\_PCH\_DEVICE\_INTERRUPT\_CONFIG

The PCH\_DEVICE\_INTERRUPT\_CONFIG block describes interrupt pin, IRQ and interrupt mode for PCH device.

• struct FSP\_S\_CONFIG

Fsp S Configuration.

• struct FSP\_S\_TEST\_CONFIG

Fsp S Test Configuration.

struct FSPS UPD

Fsp S UPD Configuration.

#### **Macros**

#define SI\_PCH\_MAX\_DEVICE\_INTERRUPT\_CONFIG 64
 Number of all PCH devices.

#### **Enumerations**

• enum SI\_PCH\_INT\_PIN

Refer to the definition of PCH\_INT\_PIN.

# 11.5.1 Detailed Description

Copyright (c) 2018, Intel Corporation.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. Neither the name of Intel Corporation nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

This file is automatically generated. Please do NOT modify !!!

# 11.5.2 Enumeration Type Documentation

11.5.2.1 SI PCH INT PIN

enum SI\_PCH\_INT\_PIN

Refer to the definition of PCH INT PIN.

**Enumerator** 


SiPchNoInt No Interrupt Pin.

Definition at line 64 of file FspsUpd.h.


# 11.6 FsptUpd.h File Reference

Copyright (c) 2018, Intel Corporation.

#include <FspUpd.h>
Include dependency graph for FsptUpd.h:



This graph shows which files directly or indirectly include this file:



## **Classes**

• struct FSPT\_CORE\_UPD

Fsp T Core UPD.

• struct FSP\_T\_CONFIG

Fsp T Configuration.

• struct FSP\_T\_TEST\_CONFIG

Fsp T Test Configuration.

struct FSPT\_UPD

Fsp T UPD Configuration.

## 11.6.1 Detailed Description

Copyright (c) 2018, Intel Corporation.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. Neither the name of Intel Corporation nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.


THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

This file is automatically generated. Please do NOT modify !!!


## 11.7 FspUpd.h File Reference

Copyright (c) 2018, Intel Corporation.

#include <FspEas.h>
Include dependency graph for FspUpd.h:



This graph shows which files directly or indirectly include this file:



#### 11.7.1 Detailed Description

Copyright (c) 2018, Intel Corporation.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. Neither the name of Intel Corporation nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

This file is automatically generated. Please do NOT modify !!!

# 11.8 GpioConfig.h File Reference

Header file for GpioConfig structure used by GPIO library.

## Classes

struct GPIO CONFIG

GPIO configuration structure used for pin programming.

#### **Macros**

#define B\_GPIO\_INT\_CONFIG\_INT\_SOURCE\_MASK 0x1F

Mask for GPIO\_INT\_CONFIG for interrupt source.

#define B\_GPIO\_INT\_CONFIG\_INT\_TYPE\_MASK 0xE0

Mask for GPIO\_INT\_CONFIG for interrupt type.

#define B\_GPIO\_ELECTRICAL\_CONFIG\_TERMINATION\_MASK 0x1F

Mask for GPIO\_ELECTRICAL\_CONFIG for termination value.

#define B\_GPIO\_ELECTRICAL\_CONFIG\_1V8\_TOLERANCE\_MASK 0x60

Mask for GPIO ELECTRICAL CONFIG for 1v8 tolerance setting.

#define B\_GPIO\_LOCK\_CONFIG\_PAD\_CONF\_LOCK\_MASK 0x3

Mask for GPIO LOCK CONFIG for Pad Configuration Lock.

• #define B\_GPIO\_LOCK\_CONFIG\_OUTPUT\_LOCK\_MASK 0x5

Mask for GPIO\_LOCK\_CONFIG for Pad Output Lock.

#define B GPIO OTHER CONFIG RXRAW MASK 0x3

Mask for GPIO\_OTHER\_CONFIG for RxRaw1 setting.

## **Typedefs**

typedef UINT32 GPIO PAD

For any GpioPad usage in code use GPIO\_PAD type.

typedef UINT32 GPIO\_GROUP

For any GpioGroup usage in code use GPIO\_GROUP type.

#### **Enumerations**

- enum GPIO HARDWARE DEFAULT
- enum GPIO PAD MODE

GPIO Pad Mode Refer to GPIO documentation on native functions available for certain pad.

• enum GPIO HOSTSW OWN

Host Software Pad Ownership modes This setting affects GPIO interrupt status registers.

• enum GPIO\_DIRECTION

GPIO Direction.

• enum GPIO OUTPUT STATE

GPIO Output State This field is relevant only if output is enabled.

• enum GPIO INT CONFIG

GPIO interrupt configuration This setting is applicable only if pad is in GPIO mode and has input enabled.

• enum GPIO RESET CONFIG

GPIO Power Configuration GPIO\_RESET\_CONFIG allows to set GPIO Reset type (PADCFG\_DW0.PadRstCfg) which will be used to reset certain GPIO settings.

enum GPIO\_ELECTRICAL\_CONFIG

GPIO Electrical Configuration Set GPIO termination and Pad Tolerance (applicable only for some pads) Field from GpioTermNone to GpioTermNative can be OR'ed with GpioTolerance1v8.

• enum GPIO LOCK CONFIG

GPIO LockConfiguration Set GPIO configuration lock and output state lock.

• enum GPIO OTHER CONFIG

Other GPIO Configuration GPIO\_OTHER\_CONFIG is used for less often settings and for future extensions Supported settings:

## 11.8.1 Detailed Description

Header file for GpioConfig structure used by GPIO library.

Copyright

INTEL CONFIDENTIAL Copyright 2014 - 2017 Intel Corporation.

The source code contained or described herein and all documents related to the source code ("Material") are owned by Intel Corporation or its suppliers or licensors. Title to the Material remains with Intel Corporation or its suppliers and licensors. The Material may contain trade secrets and proprietary and confidential information of Intel Corporation and its suppliers and licensors, and is protected by worldwide copyright and trade secret laws and treaty provisions. No part of the Material may be used, copied, reproduced, modified, published, uploaded, posted, transmitted, distributed, or disclosed in any way without Intel's prior express written permission.

No license under any patent, copyright, trade secret or other intellectual property right is granted to or conferred upon you by disclosure or delivery of the Materials, either expressly, by implication, inducement, estoppel or otherwise. Any license under such intellectual property rights must be express and approved by Intel in writing.

Unless otherwise agreed by Intel in writing, you may not remove or alter this notice or any other notice embedded in Materials by Intel or Intel's suppliers or licensors in any way.

This file contains an 'Intel Peripheral Driver' and is uniquely identified as "Intel Reference Module" and is licensed for Intel CPUs and chipsets under the terms of your license agreement with Intel or your vendor. This file may be modified by the user, subject to additional terms of the license agreement.

**Specification Reference:** 

## 11.8.2 Enumeration Type Documentation

## 11.8.2.1 GPIO\_DIRECTION

enum GPIO\_DIRECTION

GPIO Direction.

#### Enumerator

GpioDirDefault	Leave pad direction setting unmodified.
GpioDirInOut	Set pad for both output and input.
GpioDirInInvOut	Set pad for both output and input with inversion.
GpioDirIn	Set pad for input only.
GpioDirInInv	Set pad for input with inversion.
GpioDirOut	Set pad for output only.
GpioDirNone	Disable both output and input.

Definition at line 195 of file GpioConfig.h.

#### 11.8.2.2 GPIO\_ELECTRICAL\_CONFIG

enum GPIO\_ELECTRICAL\_CONFIG

GPIO Electrical Configuration Set GPIO termination and Pad Tolerance (applicable only for some pads) Field from GpioTermNone to GpioTermNative can be OR'ed with GpioTolerance1v8.

#### Enumerator

GpioTermDefault	Leave termination setting unmodified.
GpioTermNone	none
GpioTermWpd5K	5kOhm weak pull-down
GpioTermWpd20K	20kOhm weak pull-down
GpioTermWpu1K	1kOhm weak pull-up
GpioTermWpu2K	2kOhm weak pull-up
GpioTermWpu5K	5kOhm weak pull-up
GpioTermWpu20K	20kOhm weak pull-up
GpioTermWpu1K2K	1kOhm & 2kOhm weak pull-up
GpioTermNative	Native function controls pads termination This setting is applicable only to some native modes. Please check EDS to determine which native functionality can control pads termination
GpioNoTolerance1v8	Disable 1.8V pad tolerance.
GpioTolerance1v8	Enable 1.8V pad tolerance.

Definition at line 324 of file GpioConfig.h.

## 11.8.2.3 GPIO\_HARDWARE\_DEFAULT

enum GPIO\_HARDWARE\_DEFAULT

#### Enumerator

GpioHardwareDefault	Leave setting unmodified.
---------------------	---------------------------

Definition at line 146 of file GpioConfig.h.

## 11.8.2.4 GPIO\_HOSTSW\_OWN

enum GPIO\_HOSTSW\_OWN

Host Software Pad Ownership modes This setting affects GPIO interrupt status registers.

Depending on chosen ownership some GPIO Interrupt status register get updated and other masked. Please refer to EDS for HOSTSW\_OWN register description.

## **Enumerator**

GpioHostOwnDefault	Leave ownership value unmodified.
GpioHostOwnAcpi	Set HOST ownership to ACPI. Use this setting if pad is not going to be used by GPIO OS driver. If GPIO is configured to generate SCI/SMI/NMI then this setting must be used for interrupts to work
GpioHostOwnGpio	Set HOST ownership to GPIO Driver mode. Use this setting only if GPIO pad should be controlled by GPIO OS Driver. GPIO OS Driver will be able to control the pad if appropriate entry in ACPI exists (refer to ACPI specification for Gpiolo and GpioInt descriptors)

Definition at line 174 of file GpioConfig.h.

## 11.8.2.5 GPIO\_INT\_CONFIG

enum GPIO\_INT\_CONFIG

GPIO interrupt configuration This setting is applicable only if pad is in GPIO mode and has input enabled.

GPIO\_INT\_CONFIG allows to choose which interrupt is generated (IOxAPIC/SCI/SMI/NMI) and how it is triggered (edge or level). Refer to PADCFG\_DW0 register description in EDS for details on this settings. Field from Gpio IntNmi to GpioIntApic can be OR'ed with GpioIntLevel to GpioIntBothEdge to describe an interrupt e.g. GpioIntApic | GpioIntLevel If GPIO is set to cause an SCI then also GPI\_GPE\_EN is enabled for this pad. If GPIO is set to cause an NMI then also GPI\_NMI\_EN is enabled for this pad. Not all GPIO are capable of generating an SMI or NMI interrupt. When routing GPIO to cause an IOxAPIC interrupt care must be taken, as this interrupt cannot be shared and its IRQn number is not configurable. Refer to EDS for GPIO pads IRQ numbers (PADCFG\_DW1.Int Sel) If GPIO is under GPIO OS driver control and appropriate ACPI GpioInt descriptor exist then use only trigger type setting (from GpioIntLevel to GpioIntBothEdge). This type of GPIO Driver interrupt doesn't have any additional routing setting required to be set by BIOS. Interrupt is handled by GPIO OS Driver.

#### **Enumerator**

GpioIntDefault	Leave value of interrupt routing unmodified.
GpioIntDis	Disable IOxAPIC/SCI/SMI/NMI interrupt generation.
GpioIntNmi	Enable NMI interrupt only.
GpioIntSmi	Enable SMI interrupt only.
GpioIntSci	Enable SCI interrupt only.
GpioIntApic	Enable IOxAPIC interrupt only.
GpioIntLevel	Set interrupt as level triggered.
GpioIntEdge	Set interrupt as edge triggered (type of edge depends on input inversion)
GpioIntLvlEdgDis	Disable interrupt trigger.
GpioIntBothEdge	Set interrupt as both edge triggered.

Definition at line 235 of file GpioConfig.h.

#### 11.8.2.6 GPIO\_LOCK\_CONFIG

enum GPIO\_LOCK\_CONFIG

GPIO LockConfiguration Set GPIO configuration lock and output state lock.

GpioLockPadConfig and GpioLockOutputState can be OR'ed. Lock settings reset is in Powergood domain. Care must be taken when using this setting as fields it locks may be reset by a different signal and can be controllable by what is in GPIO\_RESET\_CONFIG (PADCFG\_DW0.PadRstCfg). GPIO library provides functions which allow to unlock a GPIO pad.

#### **Enumerator**

GpioLockDefault	Leave lock setting unmodified.
GpioPadConfigLock	Lock Pad Configuration.
GpioOutputStateLock	Lock GPIO pad output value.

Definition at line 357 of file GpioConfig.h.

## 11.8.2.7 GPIO\_OTHER\_CONFIG

enum GPIO\_OTHER\_CONFIG

Other GPIO Configuration GPIO\_OTHER\_CONFIG is used for less often settings and for future extensions Supported settings:

• RX raw override to '1' - allows to override input value to '1' This setting is applicable only if in input mode (both in GPIO and native usage). The override takes place at the internal pad state directly from buffer and before the RXINV

#### Enumerator

GpioRxRaw1Default	Use default input override value.
GpioRxRaw1Dis	Don't override input.
GpioRxRaw1En	Override input to '1'.

Definition at line 374 of file GpioConfig.h.

## 11.8.2.8 GPIO\_OUTPUT\_STATE

enum GPIO\_OUTPUT\_STATE

GPIO Output State This field is relevant only if output is enabled.

#### **Enumerator**

GpioOutDefault	Leave output value unmodified.
GpioOutLow	Set output to low.
GpioOutHigh	Set output to high.

Definition at line 209 of file GpioConfig.h.

#### 11.8.2.9 GPIO\_PAD\_MODE

enum GPIO\_PAD\_MODE

GPIO Pad Mode Refer to GPIO documentation on native functions available for certain pad.

If GPIO is set to one of NativeX modes then following settings are not applicable and can be skipped:

- · Interrupt related settings
- · Host Software Ownership
- · Output/Input enabling/disabling
- · Output lock

Definition at line 160 of file GpioConfig.h.

## 11.8.2.10 GPIO\_RESET\_CONFIG

## enum GPIO\_RESET\_CONFIG

GPIO Power Configuration GPIO\_RESET\_CONFIG allows to set GPIO Reset type (PADCFG\_DW0.PadRstCfg) which will be used to reset certain GPIO settings.

Refer to EDS for settings that are controllable by PadRstCfg.

## Enumerator

GpioResetDefault	Leave value of pad reset unmodified.
GpioResetPwrGood	Deprecated settings. Maintained only for compatibility.GPP: RSMRST; GPD: DSW_PWROK; (PadRstCfg = 00b = "Powergood")
GpioResetDeep	Deep GPIO Reset (PadRstCfg = 01b = "Deep GPIO Reset")
GpioResetNormal	GPIO Reset (PadRstCfg = 10b = "GPIO Reset")
GpioResetResume	GPP: Reserved; GPD: RSMRST; (PadRstCfg = 11b = "Resume Reset")
GpioResumeReset	New GPIO reset configuration options. Resume Reset (RSMRST) GPP: PadRstCfg = 00b = "Powergood" GPD: PadRstCfg = 11b = "Resume Reset" Pad setting will reset on:
	DeepSx transition
	G3 Pad settings will not reset on:
	S3/S4/S5 transition
	Warm/Cold/Global reset
GpioHostDeepReset	Host Deep Reset PadRstCfg = 01b = "Deep GPIO Reset" Pad settings will reset on:
	Warm/Cold/Global reset
	DeepSx transition
	G3 Pad settings will not reset on:
	• S3/S4/S5 transition
GpioPlatformReset	Platform Reset (PLTRST) PadRstCfg = 10b = "GPIO Reset" Pad settings will reset on:
	S3/S4/S5 transition
	Warm/Cold/Global reset
	DeepSx transition
	• G3
GpioDswReset	Deep Sleep Well Reset (DSW_PWROK) GPP: not applicable GPD: PadRstCfg = 00b = "Powergood" Pad settings will reset on:
	G3 Pad settings will not reset on:
	S3/S4/S5 transition
	Warm/Cold/Global reset
	DeepSx transition


Definition at line 257 of file GpioConfig.h.

# 11.9 GpioSampleDef.h File Reference

Copyright (c) 2015 - 2017, Intel Corporation.

```
#include <FsptUpd.h>
#include <FspmUpd.h>
#include <FspsUpd.h>
```

Include dependency graph for GpioSampleDef.h:



## 11.9.1 Detailed Description

Copyright (c) 2015 - 2017, Intel Corporation.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. Neither the name of Intel Corporation nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

This file is automatically generated. Please do NOT modify !!!

# 11.10 HobUsageDataHob.h File Reference

Definitions for Hob Usage data HOB.

#### Classes

struct HOB\_USAGE\_DATA\_HOB

Hob Usage Data Hob.

# 11.10.1 Detailed Description

Definitions for Hob Usage data HOB.

#### Copyright

INTEL CONFIDENTIAL Copyright 2017 Intel Corporation.

The source code contained or described herein and all documents related to the source code ("Material") are owned by Intel Corporation or its suppliers or licensors. Title to the Material remains with Intel Corporation or its suppliers and licensors. The Material may contain trade secrets and proprietary and confidential information of Intel Corporation and its suppliers and licensors, and is protected by worldwide copyright and trade secret laws and treaty provisions. No part of the Material may be used, copied, reproduced, modified, published, uploaded, posted, transmitted, distributed, or disclosed in any way without Intel's prior express written permission.

No license under any patent, copyright, trade secret or other intellectual property right is granted to or conferred upon you by disclosure or delivery of the Materials, either expressly, by implication, inducement, estoppel or otherwise. Any license under such intellectual property rights must be express and approved by Intel in writing.

Unless otherwise agreed by Intel in writing, you may not remove or alter this notice or any other notice embedded in Materials by Intel or Intel's suppliers or licensors in any way.

This file contains an 'Intel Peripheral Driver' and is uniquely identified as "Intel Reference Module" and is licensed for Intel CPUs and chipsets under the terms of your license agreement with Intel or your vendor. This file may be modified by the user, subject to additional terms of the license agreement.


**Specification Reference:** 

#### 11.11 MemInfoHob.h File Reference

This file contains definitions required for creation of Memory S3 Save data, Memory Info data and Memory Platform data hobs.

232 File Documentation

This graph shows which files directly or indirectly include this file:



#### Classes

struct DIMM INFO

Memory SMBIOS & OC Memory Data Hob.

struct MEMORY\_PLATFORM\_DATA

Memory Platform Data Hob.

#### Macros

• #define WARM\_BOOT 2

Host reset states from MRC.

• #define MAX\_SPD\_SAVE 29

Defines taken from MRC so avoid having to include MrcInterface.h.

# **Enumerations**

enum MRC\_BOOT\_MODE

### 11.11.1 Detailed Description

This file contains definitions required for creation of Memory S3 Save data, Memory Info data and Memory Platform data hobs.

#### Copyright

INTEL CONFIDENTIAL Copyright 1999 - 2018 Intel Corporation.

The source code contained or described herein and all documents related to the source code ("Material") are owned by Intel Corporation or its suppliers or licensors. Title to the Material remains with Intel Corporation or its suppliers and licensors. The Material may contain trade secrets and proprietary and confidential information of Intel Corporation and its suppliers and licensors, and is protected by worldwide copyright and trade secret laws and treaty provisions. No part of the Material may be used, copied, reproduced, modified, published, uploaded, posted, transmitted, distributed, or disclosed in any way without Intel's prior express written permission.

No license under any patent, copyright, trade secret or other intellectual property right is granted to or conferred upon you by disclosure or delivery of the Materials, either expressly, by implication, inducement, estoppel or otherwise. Any license under such intellectual property rights must be express and approved by Intel in writing.

Unless otherwise agreed by Intel in writing, you may not remove or alter this notice or any other notice embedded in Materials by Intel or Intel's suppliers or licensors in any way.

This file contains an 'Intel Peripheral Driver' and is uniquely identified as "Intel Reference Module" and is licensed for Intel CPUs and chipsets under the terms of your license agreement with Intel or your vendor. This file may be modified by the user, subject to additional terms of the license agreement.

**Specification Reference:** 

#### 11.11.2 Enumeration Type Documentation

#### 11.11.2.1 MRC\_BOOT\_MODE

enum MRC\_BOOT\_MODE

#### **Enumerator**

bmCold	Cold boot.
bmWarm	Warm boot.
bmS3	S3 resume.
bmFast	Fast boot.
MrcBootModeMax	MRC_BOOT_MODE enumeration maximum value.
MrcBootModeDelim	This value ensures the enum size is consistent on both sides of the PPI.


Definition at line 131 of file MemInfoHob.h.

#### 11.12 SmbiosCacheInfoHob.h File Reference

Header file for SMBIOS Cache Info HOB.

#include <Uefi.h>
#include <Pi/PiHob.h>

Include dependency graph for SmbiosCacheInfoHob.h:



234 File Documentation

#### Classes

struct SMBIOS\_CACHE\_INFO
 SMBIOS Cache Info HOB Structure.

#### 11.12.1 Detailed Description

Header file for SMBIOS Cache Info HOB.

Copyright

Copyright (c) 2015 - 2018, Intel Corporation. All rights reserved.

This program and the accompanying materials are licensed and made available under the terms and conditions of the BSD License which accompanies this distribution. The full text of the license may be found at http-://opensource.org/licenses/bsd-license.php

THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.


System Management BIOS (SMBIOS) Reference Specification v3.1.0 dated 2016-Nov-16 (DSP0134) http://www.dmtf.org/sites/default/files/standards/documents/DSP0134\_3.1.0.pdf

#### 11.13 SmbiosProcessorInfoHob.h File Reference

Header file for SMBIOS Processor Info HOB.

#include <Uefi.h>
#include <Pi/PiHob.h>

Include dependency graph for SmbiosProcessorInfoHob.h:



# Classes

 struct SMBIOS\_PROCESSOR\_INFO SMBIOS Processor Info HOB Structure.

#### 11.13.1 Detailed Description

Header file for SMBIOS Processor Info HOB.

# Copyright

Copyright (c) 2015 - 2018, Intel Corporation. All rights reserved.

This program and the accompanying materials are licensed and made available under the terms and conditions of the BSD License that accompanies this distribution. The full text of the license may be found at <a href="http://opensource.org/licenses/bsd-license.php">http://opensource.org/licenses/bsd-license.php</a>.

THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.

System Management BIOS (SMBIOS) Reference Specification v3.1.0 dated 2016-Nov-16 (DSP0134) http://www.dmtf.org/sites/default/files/standards/documents/DSP0134\_3.1.0.pdf

236 File Documentation

# Index

AUDIO_AZALIA_VERB_TABLE, 31	FSP_M_TEST_CONFIG, 85
AZALIA_HEADER, 32	
AcLoadline	C1StateAutoDemotion
FSP_S_CONFIG, 112	FSP_S_TEST_CONFIG, 183
AcousticNoiseMitigation	C1StateUnDemotion
FSP_S_CONFIG, 112	FSP_S_TEST_CONFIG, 183
ActiveCoreCount	C1e
FSP_M_CONFIG, 53	FSP_S_TEST_CONFIG, 182
AmtEnabled	CHIPSET_INIT_INFO, 32
FSP_S_CONFIG, 113	CStatePreWake
AmtKvmEnabled	FSP_S_TEST_CONFIG, 183
FSP_S_CONFIG, 113	ChHashEnable
AmtSolEnabled	FSP_M_CONFIG, 55
FSP_S_CONFIG, 113	ChHashInterleaveBit
ApldleManner	FSP_M_CONFIG, 55
FSP_S_TEST_CONFIG, 182	ChHashMask
ApStartupBase	FSP_M_CONFIG, 56
FSP_M_CONFIG, 53	ChipsetInitMessage
ApertureSize	FSP_M_TEST_CONFIG, 85
FSP_M_CONFIG, 53	CkeRankMapping
AsfEnabled	FSP_M_CONFIG, 56
FSP_S_CONFIG, 113	CleanMemory
AutoThermalReporting	FSP_M_CONFIG, 56
FSP_S_TEST_CONFIG, 182	CmdRanksTerminated
Avx2RatioOffset	FSP_M_CONFIG, 56
FSP_M_CONFIG, 53	CnviBtAudioOffload
Avx3RatioOffset	FSP_S_CONFIG, 113
FSP_M_CONFIG, 54	CnviBtCore
	FSP_S_CONFIG, 114
BclkAdaptiveVoltage	CnviClkreqPinMux
FSP_M_CONFIG, 54	FSP_S_CONFIG, 114
BclkRfiFreq	CnviMode
FSP_M_CONFIG, 54	FSP_S_CONFIG, 114
BdatEnable	CnviRfResetPinMux
FSP_M_TEST_CONFIG, 85	FSP_S_CONFIG, 114
BdatTestType	ConfigTdpBios
FSP_M_TEST_CONFIG, 85	FSP_S_TEST_CONFIG, 183
BiosAcmBase	CoreCStateLimit
FSP_M_CONFIG, 54	FSP_S_TEST_CONFIG, 183
BiosAcmSize	CoreMaxOcRatio
FSP_M_CONFIG, 54	FSP_M_CONFIG, 56
BiosGuard	CorePIIVoltageOffset
FSP_M_CONFIG, 55	FSP_M_CONFIG, 56
BiosSize	CoreVoltageAdaptive
FSP_M_TEST_CONFIG, 85	FSP_M_CONFIG, 57
BistOnReset	CoreVoltageMode
FSP_M_CONFIG, 55	FSP_M_CONFIG, 57
BootFrequency	CoreVoltageOverride
FSP_M_CONFIG, 55	FSP_M_CONFIG, 57
BypassPhySyncReset	Count

FIRMWARE_VERSION_INFO_HOB, 35	DevIntConfigPtr
CpuRatio	FSP_S_CONFIG, 115
FSP_M_CONFIG, 57	Direction
CpuRatioOverride	GPIO_CONFIG, 208
FSP_M_CONFIG, 57	DisableDimmChannel0
CpuTraceHubMemReg0Size	FSP M CONFIG, 59
FSP M CONFIG, 58	DisableDimmChannel1
CpuTraceHubMemReg1Size	FSP M CONFIG, 59
FSP M CONFIG, 58	DisableMessageCheck
CpuTraceHubMode	FSP M TEST CONFIG, 86
•	
FSP_M_CONFIG, 58	DisableProcHotOut
CridEnable	FSP_S_TEST_CONFIG, 187
FSP_M_CONFIG, 58	DisableVrThermalAlert
CstCfgCtrloMwaitRedirection	FSP_S_TEST_CONFIG, 187
FSP_S_TEST_CONFIG, 184	DmiDeEmphasis
Custom1ConfigTdpControl	FSP_M_CONFIG, 59
FSP_S_TEST_CONFIG, 184	DmiGen3EndPointHint
Custom1PowerLimit1	FSP_M_CONFIG, 60
FSP_S_TEST_CONFIG, 184	DmiGen3EndPointPreset
Custom1PowerLimit1Time	FSP M CONFIG, 60
FSP S TEST CONFIG, 184	DmiGen3EqPh2Enable
Custom1PowerLimit2	FSP M TEST CONFIG, 86
FSP_S_TEST_CONFIG, 184	DmiGen3EqPh3Method
Custom1TurboActivationRatio	FSP M TEST CONFIG, 86
FSP S TEST CONFIG, 185	DmiGen3ProgramStaticEq
Custom2ConfigTdpControl	FSP M CONFIG, 60
FSP_S_TEST_CONFIG, 185	DmiGen3RootPortPreset
Custom2PowerLimit1	FSP_M_CONFIG, 60
FSP_S_TEST_CONFIG, 185	DmiSuggestedSetting
Custom2PowerLimit1Time	FSP_S_CONFIG, 115
FSP_S_TEST_CONFIG, 185	DmiTS0TW
Custom2PowerLimit2	FSP_S_CONFIG, 115
FSP_S_TEST_CONFIG, 185	DmiTS1TW
Custom2TurboActivationRatio	FSP_S_CONFIG, 115
FSP_S_TEST_CONFIG, 186	DmiTS2TW
Custom3ConfigTdpControl	FSP_S_CONFIG, 115
FSP_S_TEST_CONFIG, 186	DmiTS3TW
Custom3PowerLimit1	FSP_S_CONFIG, 115
FSP S TEST CONFIG, 186	,
Custom3PowerLimit1Time	EcCmdLock
FSP_S_TEST_CONFIG, 186	FSP_S_CONFIG, 116
Custom3PowerLimit2	EcCmdProvisionEav
FSP_S_TEST_CONFIG, 186	FSP S CONFIG, 116
	Eist
Custom3TurboActivationRatio	FSP S TEST CONFIG, 187
FSP_S_TEST_CONFIG, 186	ElectricalConfig
Cx	GPIO_CONFIG, 208
FSP_S_TEST_CONFIG, 187	
DIMA INFO 00	EnCmdRate
DIMM_INFO, 33	FSP_M_CONFIG, 61
DcLoadline	Enable8254ClockGating
FSP_S_CONFIG, 114	FSP_S_CONFIG, 116
DciUsb3TypecUfpDbg	EnableC6Dram
FSP_M_CONFIG, 58	FSP_M_CONFIG, 60
DdrFreqLimit	EnableEpbPeciOverride
FSP_M_CONFIG, 59	FSP_S_TEST_CONFIG, 188
DdrSpeedControl	EnableFastMsrHwpReq
FSP_M_CONFIG, 59	FSP_S_TEST_CONFIG, 188
DebugInterfaceLockEnable	EnableHwpAutoEppGrouping
FSP_S_TEST_CONFIG, 187	FSP_S_TEST_CONFIG, 188

EnableHwpAutoPerCorePstate	CpuTraceHubMemReg0Size, 58
FSP_S_TEST_CONFIG, 188	CpuTraceHubMemReg1Size, 58
EnableItbm	CpuTraceHubMode, 58
FSP_S_TEST_CONFIG, 188	CridEnable, 58
EnableMinVoltageOverride	DciUsb3TypecUfpDbg, 58
FSP_S_CONFIG, 116	DdrFreqLimit, 59
EnablePerCorePState	DdrSpeedControl, 59
FSP_S_TEST_CONFIG, 189	DisableDimmChannel0, 59
EnableSgx	DisableDimmChannel1, 59
FSP_M_CONFIG, 61	DmiDeEmphasis, 59
EnableTcoTimer	DmiGen3EndPointHint, 60
FSP_S_CONFIG, 116	DmiGen3EndPointPreset, 60
EnableTimedGPIO0	DmiGen3ProgramStaticEq, 60
FSP_S_CONFIG, 117	DmiGen3RootPortPreset, 60
EnableTimedGPIO1	EnCmdRate, 61
FSP_S_CONFIG, 117	EnableC6Dram, 60
EndOfPostMessage	EnableSgx, 61
FSP_S_TEST_CONFIG, 189	EpgEnable, 61
EnergyEfficientPState	FClkFrequency, 61
FSP_S_TEST_CONFIG, 189	FivrEfficiency, 61
EnergyEfficientTurbo	FivrFaults, 62
FSP S TEST CONFIG, 189	ForceOltmOrRefresh2x, 62
EpgEnable	FreqSaGvLow, 62
FSP_M_CONFIG, 61	•
EsataSpeedLimit	FreqSaGvMid, 62
FSP_S_CONFIG, 117	GmAdr, 62
,	GtPIIVoltageOffset, 63
FClkFrequency	GtPsmiSupport, 63
FSP_M_CONFIG, 61	GttMmAdr, 63
FIRMWARE_VERSION_INFO_HOB, 34	HobBufferSize, 63
Count, 35	HotThresholdCh0Dimm0, 63
FIRMWARE_VERSION_INFO, 34	HotThresholdCh0Dimm1, 64
FIRMWARE_VERSION, 33	HotThresholdCh1Dimm0, 64
FSP_M_CONFIG, 35	HotThresholdCh1Dimm1, 64
ActiveCoreCount, 53	ldd3n, 64
ApStartupBase, 53	ldd3p, 64
ApertureSize, 53	IgdDvmt50PreAlloc, 64
Avx2RatioOffset, 53	ImguClkOutEn, 65
Avx3RatioOffset, 54	ImrRpSelection, 65
BclkAdaptiveVoltage, 54	InitPcieAspmAfterOprom, 65
BclkRfiFreg, 54	InternalGfx, 65
BiosAcmBase, 54	IsvtloPort, 65
BiosAcmSize, 54	JtagC10PowerGateDisable, 66
BiosGuard, 55	McPllVoltageOffset, 66
BistOnReset, 55	MmioSize, 66
BootFrequency, 55	OcLock, 66
ChHashEnable, 55	PcdDebugInterfaceFlags, 66
ChHashInterleaveBit, 55	PcdlsaSerialUartBase, 67
ChHashMask, 56	PcdSerialDebugBaudRate, 67
CkeRankMapping, 56	PcdSerialDebugLevel, 67
CleanMemory, 56	PcdSerialloUartNumber, 67
CmdRanksTerminated, 56	PchLpcEnhancePort8xhDecoding, 67
CoreMaxOcRatio, 56	PchNumRsvdSmbusAddresses, 68
CorePilVoltageOffset, 56	PchPort80Route, 68
CoreVoltageAdaptive, 57	PchSmbAlertEnable, 68
CoreVoltageMode, 57	PchTraceHubMemReg0Size, 68
CoreVoltageOverride, 57	PchTraceHubMemReg1Size, 68
CpuRatio, 57	PchTraceHubMode, 69
•	
CpuRatioOverride, 57	PcieImrSize, 69

PcieMultipleSegmentEnabled, 69	TsodTcritMax, 80
PcieRpEnableMask, 69	Txt, 80
PlatformDebugConsent, 69	TxtDprMemoryBase, 80
PrmrrSize, 70	TxtDprMemorySize, 81
ProbelessTrace, 70	TxtHeapMemorySize, 81
PwdwnldleCounter, 70	TxtImplemented, 81
RMTLoopCount, 73	TxtLcpPdBase, 81
RMT, 72	TxtLcpPdSize, 81
RankInterleave, 70	UserBudgetEnable, 81
Ratio, 70	UserThresholdEnable, 82
RealtimeMemoryTiming, 71	VddVoltage, 82
RefClk, 71	VmxEnable, 82
RhSolution, 71	WarmThresholdCh0Dimm0, 82
RingDownBin, 71	WarmThresholdCh1Dimm1, 82
RingMaxOcRatio, 71	WarmThresholdCh1Dimm0, 83
RingPllVoltageOffset, 71	WarmThresholdCh1Dimm1, 83
RingVoltageAdaptive, 72	FSP_M_TEST_CONFIG, 83
RingVoltageMode, 72	BdatEnable, 85
RingVoltageOffset, 72	BdatTestType, 85
RingVoltageOverride, 72	BiosSize, 85
RmtPerTask, 73	BypassPhySyncReset, 85
SaGv, 73	ChipsetInitMessage, 85
SaPcieRpEnableMask, 73	DisableMessageCheck, 86
SaPcieRpLinkDownGpios, 74	DmiGen3EqPh2Enable, 86
SaPIIVoltageOffset, 74	DmiGen3EqPh3Method, 86
SafeMode, 73	HeciCommunication2, 86
ScramblerSupport, 74	KtDeviceEnable, 86
SinitMemorySize, 74	LockPTMregs, 87
SmbusArpEnable, 74	PanelPowerEnable, 87
SmbusEnable, 74	ScanExtGfxForLegacyOpRom, 87
SpdAddressTable, 75	SkipMbpHob, 87
SpdProfileSelected, 75	SmbusDynamicPowerGating, 87
tRTP, 78	SmbusSpdWriteDisable, 88
TcssDma0En, 75	TotalFlashSize, 88
TcssDma1En, 75	TxtAcheckRequest, 88
TcssDma2En, 75	WdtDisableAndLock, 88
TcssltbtPcie0En, 76	FSP_S_CONFIG, 88
TcssltbtPcie1En, 76	AcLoadline, 112
TcssltbtPcie2En, 76	AcousticNoiseMitigation, 112
TcssltbtPcie3En, 76	AmtEnabled, 113
TcssltbtPcie4En, 76	AmtKvmEnabled, 113
TcssltbtPcie5En, 76	AmtSolEnabled, 113
TcssXdciEn, 77	AsfEnabled, 113
TcssXhciEn, 77	CnviBtAudioOffload, 113
TgaSize, 77	CnviBtCore, 114
ThrtCkeMinTmr, 77	CnviClkreqPinMux, 114
TjMaxOffset, 77	CnviMode, 114
TmeEnable, 78	CnviRfResetPinMux, 114
TrainTrace, 78	DcLoadline, 114
TsegSize, 78	DevIntConfigPtr, 115
TsodAlarmwindowLockBit, 78	DmiSuggestedSetting, 115
TsodCriticalEventOnly, 79	DmiTS0TW, 115
TsodCriticaltripLockBit, 79	DmiTS1TW, 115
TsodEventMode, 79	DmiTS2TW, 115
TsodEventOutputControl, 79	DmiTS3TW, 115
TsodEventPolarity, 79	EcCmdLock, 116
TsodManualEnable, 80	EcCmdProvisionEav, 116
TsodShutdownMode, 80	Enable8254ClockGating, 116

EnableMinVoltageOverride, 116	PchHdaAudioLinkSsp1Enable, 127
EnableTcoTimer, 116	PchHdaAudioLinkSsp2Enable, 127
EnableTimedGPIO0, 117	PchHdaAudioLinkSsp3Enable, 127
EnableTimedGPIO1, 117	PchHdaAudioLinkSsp4Enable, 127
EsataSpeedLimit, 117	PchHdaAudioLinkSsp5Enable, 127
FastPkgCRampDisableFivr, 117	PchHdaDspEnable, 128
FastPkgCRampDisableGt, 117	PchHdaDspUaaCompliance, 128
FastPkgCRampDisableIa, 118	PchHdalDispCodecDisconnect, 128
FastPkgCRampDisableSa, 118	PchHdalDispLinkFrequency, 128
•	PchHdaLinkFrequency, 128
FivrSpreadSpacture 118	• •
FivrSpreadSpectrum, 118	PchHdaPme, 129
ForcMebxSyncUp, 118	PchHdaVcType, 129
FwProgress, 119	PchHotEnable, 129
GpiolrqRoute, 119	PchloApicEntry24_119, 129
Heci3Enabled, 119	PchloApicId, 129
ITbtConnectTopologyTimeoutInMs, 120	PchlshGpEnable, 129
ITbtForcePowerOnTimeoutInMs, 120	Pchlshl2cEnable, 130
IccMax, 119	PchlshPdtUnlock, 130
ImonOffset, 119	PchlshSpiCs0Enable, 130
ImonSlope, 120	PchlshSpiEnable, 130
IomTypeCPortPadCfg, 120	PchlshUartEnable, 130
ManageabilityMode, 120	PchLanEnable, 131
MeUnconfigOnRtcClear, 121	PchLanLtrEnable, 131
MinVoltageC8, 121	PchLockDownBiosLock, 131
MinVoltageRuntime, 121	PchMemoryThrottlingEnable, 131
NumOfDevIntConfig, 121	PchOseAdcEnable, 131
PchCrid, 121	PchOseCanEnable, 131
PchDmiAspmCtrl, 121	PchOseHsuartEnable, 132
PchDmiTsawEn, 122	PchOsel2cEnable, 132
PchEnableComplianceMode, 122	PchOsel2sEnable, 132
PchEnableDbcObs, 122	PchOsePwmEnable, 132
PchEspiHostC10ReportEnable, 122	PchOseQepEnable, 132
PchFivrDynPm, 122	PchOseSpiCs0Enable, 133
PchFivrExtVnnRailSxEnabledStates, 123	PchOseSpiEnable, 133
PchFivrExtVnnRailSxlccMax, 123	PchOseTimedGpioEnable, 133
PchFivrExtVnnRailSxVoltage, 123	PchOseTimedGpioPinAllocation, 133
PchFivrVccinAuxLowToHighCurModeVolTranTime,	PchOseTimedGpioPinEnable, 133
123	PchOseUartEnable, 134
PchFivrVccinAuxOffToHighCurModeVolTranTime,	PchPcieDeviceOverrideTablePtr, 134
123	PchPmDeepSxPol, 134
PchFivrVccinAuxRetToHighCurModeVolTranTime,	PchPmDisableDsxAcPresentPulldown, 134
124	PchPmDisableNativePowerButton, 134
PchFivrVccinAuxRetToLowCurModeVolTranTime,	PchPmLanWakeFromDeepSx, 134
124	PchPmMeWakeSts, 135
PchHdaAudioLinkDmic0ClkAPinMux, 124	PchPmPciePllSsc, 135
PchHdaAudioLinkDmic0ClkBPinMux, 124	PchPmPcieWakeFromDeepSx, 135
PchHdaAudioLinkDmic0DataPinMux, 124	PchPmPmeB0S5Dis, 135
PchHdaAudioLinkDmic0Enable, 125	PchPmPwrBtnOverridePeriod, 135
PchHdaAudioLinkDmic1ClkAPinMux, 125	PchPmPwrCycDur, 136
PchHdaAudioLinkDmic1ClkBPinMux, 125	PchPmSlpAMinAssert, 136
PchHdaAudioLinkDmic1DataPinMux, 125	PchPmSlpLanLowDc, 136
PchHdaAudioLinkDmic1Enable, 125	PchPmSlpS0Enable, 136
PchHdaAudioLinkHdaEnable, 126	PchPmSlpS0Vm070VSupport, 136
PchHdaAudioLinkSndw1Enable, 126	PchPmSlpS0Vm075VSupport, 136
PchHdaAudioLinkSndw2Enable, 126	PchPmSlpS0VmRuntimeControl, 137
PchHdaAudioLinkSndw3Enable, 126	PchPmSlpS3MinAssert, 137
PchHdaAudioLinkSndw4Enable, 126	PchPmSlpS4MinAssert, 137
PchHdaAudioLinkSsp0Enable, 126	PchPmSlpStrchSusUp, 137

PchPmSlpSusMinAssert, 137	SaPcieDisableRootPortPowerGating, 149
PchPmVrAlert, 138	SaPcieEnablePeerMemoryWrite, 149
PchPmWoWlanDeepSxEnable, 138	SaPcieEqPh3LaneParamCm, 149
PchPmWoWlanEnable, 138	SaPcieEqPh3LaneParamCp, 149
PchPmWolEnableOverride, 138	SaPcieGen3EndPointHint, 149
PchPmWolOvrWkSts, 138	SaPcieGen3EndPointPreset, 150
PchPwrOptEnable, 139	SaPcieGen3ProgramStaticEq, 150
PchS0ixAutoDemotion, 139	SaPcieGen3RootPortPreset, 150
PchSerialIoI2cPadsTermination, 139	SaPcieGen4EndPointHint, 150
PchSeriallol2cSclPinMux, 139	SaPcieGen4EndPointPreset, 150
PchSeriallol2cSdaPinMux, 139	SaPcieGen4ProgramStaticEq, 151
PchStartFramePulse, 140	SaPcieGen4RootPortPreset, 151
PchTTEnable, 140	SaPcieHwEqGen3CoeffListCm, 151
PchTTLock, 140	SaPcieHwEqGen3CoeffListCp, 151
PchTTState13Enable, 140	SaPcieHwEqGen4CoeffListCm, 151
PchTsnEnable, 140	SaPcieHwEqGen4CoeffListCp, 152
PcieComplianceTestMode, 140	SaPcieRpAspm, 152
PcieDisableRootPortClockGating, 141	SaPcieRpDpcEnabled, 152
PcieEnablePeerMemoryWrite, 141	SaPcieRpDpcExtensionsEnabled, 152
PcieEqPh3LaneParamCm, 141	SaPcieRpFunctionSwap, 152
PcieEqPh3LaneParamCp, 141	SaPcieRpGen3EqPh23Enable, 153
PcieRpAspm, 141	SaPcieRpGen3EqPh3Enable, 153
PcieRpCompletionTimeout, 142	SaPcieRpGen3EqPh3Method, 153
PcieRpDpcExtensionsMask, 142	SaPcieRpGen4EqPh23Enable, 153
PcieRpDpcMask, 142	SaPcieRpGen4EqPh3Enable, 153
PcieRpFunctionSwap, 142	SaPcieRpGen4EqPh3Method, 154
PcieRpGen3EqPh3Method, 142	SaPcieRpL1Substates, 154
PcieRpImrEnabled, 143	SaPcieRpPcieSpeed, 154
PcieRpL1Substates, 143	SaPcieRpPhysicalSlotNumber, 154
PcieRpPcieSpeed, 143	SaPcieRpPtmEnabled, 154
PcieRpPhysicalSlotNumber, 143	SaPcieRpVcEnabled, 155
PcieRpPtmMask, 143	SataEnable, 155
PcieSwEqCoeffListCm, 144	SataLedEnable, 155
PcieSwEqCoeffListCp, 144	SataMode, 155
PmcCpuC10GatePinEnable, 144	SataP0TDispFinit, 155
PmcDbgMsgEn, 144	SataP1TDispFinit, 155
PmcGrTscEnable, 144	SataPortsDevSlp, 156
PmcModPhySusPgEnable, 144	SataPortsDmVal, 156
PmcPowerButtonDebounce, 145	SataPortsEnable, 156
PmcV1p05IsExtFetControlEn, 145	SataPwrOptEnable, 156
PmcV1p05PhyExtFetControlEn, 145	SataRstHddUnlock, 156
PortUsb20Enable, 145	SataRstInterrupt, 157
PortUsb30Enable, 145	SataRstIrrt, 157
PpinSupport, 146	SataRstIrrtOnly, 157
PsOnEnable, 147	SataRstLedLocate, 157
Psi1Threshold, 146	SataRstOromUiBanner, 157
Psi2Threshold, 146	SataRstPcieDeviceResetDelay, 158
Psi3Enable, 146	SataRstRaid0, 158
Psi3Threshold, 146	SataRstRaid1, 158
PsysOffset, 147	SataRstRaid10, 158
PsysSlope, 147	SataRstRaid5, 158
PxRcConfig, 147	SataRstRaidDeviceId, 158
RemoteAssistance, 147	SataRstSmartStorage, 159
RtcBiosInterfaceLock, 148	SataSalpSupport, 159
RtcMemoryLock, 148	SataThermalSuggestedSetting, 159
SaPcieComplianceTestMode, 148	ScilrqSelect, 159
SaPcieDeviceOverrideTablePtr, 148	ScsEmmcEnabled, 159
SaPcieDisableRootPortClockGating, 148	ScsEmmcHs400Enabled, 160

ScsSdCardEnabled, 160	Usb3HsioTxDownscaleAmpEnable, 171
SendEcCmd, 160	UsbPdoProgramming, 171
SendVrMbxCmd, 160	UsbTcPortEn, 171
SerialloDebugUartNumber, 160	VmdEnable, 171
Seriallol2cMode, 161	VmdPortA, 172
SerialloSpi0CsEnable, 161	VmdPortB, 172
SerialloSpi0CsPolarity, 161	VmdPortC, 172
SerialloSpi1CsEnable, 161	VmdPortD, 172
SerialloSpi1CsPolarity, 161	VrVoltageLimit, 172
SerialloSpi2CsEnable, 162	WatchDog, 173
SerialloSpi2CsPolarity, 162	WatchDogTimerBios, 173
SerialloSpi3CsEnable, 162	WatchDogTimerOs, 173
SerialloSpi3CsPolarity, 162	XdciEnable, 173
SerialloSpi4CsEnable, 162	FSP_S_TEST_CONFIG, 173
SerialloSpi4CsPolarity, 162	ApldleManner, 182
SerialloSpi5CsEnable, 163	AutoThermalReporting, 182
SerialloSpi5CsPolarity, 163	C1StateAutoDemotion, 183
SerialloSpi6CsEnable, 163	C1StateUnDemotion, 183
SerialloSpi6CsPolarity, 163	C1e, 182
SerialloSpiDefaultCsOutput, 163	CStatePreWake, 183
SerialloSpiMode, 164	ConfigTdpBios, 183
SerialloUartCtsPinMuxPolicy, 164	CoreCStateLimit, 183
SerialloUartDataBits, 164	CstCfgCtrIoMwaitRedirection, 184
SerialIoUartDmaEnable, 164	Custom1ConfigTdpControl, 184
SerialloUartMode, 164	Custom1PowerLimit1, 184
SerialloUartParity, 165	Custom1PowerLimit1Time, 184
SerialIoUartPowerGating, 165	Custom1PowerLimit2, 184
SerialloUartRtsPinMuxPolicy, 165	Custom1TurboActivationRatio, 185
SerialIoUartRxPinMuxPolicy, 165	Custom2ConfigTdpControl, 185
SerialloUartStopBits, 165	Custom2PowerLimit1, 185
SerialIoUartTxPinMuxPolicy, 165	Custom2PowerLimit1Time, 185
ShowSpiController, 166	Custom2PowerLimit2, 185
SiCsmFlag, 166	Custom2TurboActivationRatio, 186
SkipMpInit, 166	Custom3ConfigTdpControl, 186
SlowSlewRateForFivr, 166	Custom3PowerLimit1, 186
SlowSlewRateForGt, 166	Custom3PowerLimit1Time, 186
SlowSlewRateForla, 167	Custom3PowerLimit2, 186
SlowSlewRateForSa, 167	Custom3TurboActivationRatio, 186
SlpS0DisQForDebug, 167	Cx, 187
SlpS0Override, 167	DebugInterfaceLockEnable, 187
TTSuggestedSetting, 169	DisableProcHotOut, 187
TcolrqSelect, 167	DisableVrThermalAlert, 187
TcssAuxOri, 168	Eist, 187
TcssHslOri, 168	EnableEpbPeciOverride, 188
TdcPowerLimit, 168	EnableFastMsrHwpReq, 188
TdcTimeWindow, 168	EnableHwpAutoEppGrouping, 188
ThcPort0InterruptPinMuxing, 168	EnableHwpAutoPerCorePstate, 188
ThcPort1InterruptPinMuxing, 169	EnableItbm, 188
TurboMode, 169	EnablePerCorePState, 189
TxtEnable, 169	EndOfPostMessage, 189
UfsEnable, 169	EnergyEfficientPState, 189
Usb2PhyPehalfbit, 169	EnergyEfficientTurbo, 189
Usb2PhyPetxiset, 170	HdcControl, 189
Usb2PhyPredeemp, 170	Hwp, 190
Usb2PhyTxiset, 170	HwpInterruptControl, 190
Usb3HsioTxDeEmph, 170	MachineCheckEnable, 190
Usb3HsioTxDeEmphEnable, 170	MaxRingRatioLimit, 190
Usb3HsioTxDownscaleAmp, 171	MctpBroadcastCycle, 190

Min Dine Detict insit 400	DadCariallal lartDahuarErahla 000
MinRingRatioLimit, 190	PcdSerialloUartDebugEnable, 202
MlcStreamerPrefetcher, 191	PcdSerialloUartNumber, 203
MonitorMwaitEnable, 191	PcdSerialloUartParity, 203
NumberOfEntries, 191	PcdSerialloUartRtsPinMux, 203
OneCoreRatioLimit, 191	PcdSerialloUartStopBits, 203
PchHdaResetWaitTimer, 191	FSP T TEST CONFIG, 204
PchLockDownBiosInterface, 192	FSPM UPD, 204
PchLockDownGlobalSmi, 192	FSPS_UPD, 205
	FSPT_CORE_UPD, 206
PchPmDisableEnergyReport, 192	FSPT UPD, 206
PchSbAccessUnlock, 192	<i>_ ′</i>
PchUnlockGpioPads, 192	FastPkgCRampDisableFivr
PchXhciOcLock, 193	FSP_S_CONFIG, 117
PcieEnablePort8xhDecode, 193	FastPkgCRampDisableGt
PcieRpDptp, 193	FSP_S_CONFIG, 117
PcieRpSlotPowerLimitScale, 193	FastPkgCRampDisableIa
PcieRpSlotPowerLimitValue, 193	FSP_S_CONFIG, 118
PcieRpUptp, 194	FastPkgCRampDisableSa
PkgCStateDemotion, 194	FSP S CONFIG, 118
PkgCStateLimit, 194	FirmwareVersionInfoHob.h, 215
	FivrEfficiency
PkgCStateUnDemotion, 194	FSP_M_CONFIG, 61
PmcLpmS0ixSubStateEnableMask, 194	FivrFaults
PmgCstCfgCtrlLock, 195	
PowerLimit1, 195	FSP_M_CONFIG, 62
PowerLimit1Time, 195	FivrRfiFrequency
PowerLimit2, 195	FSP_S_CONFIG, 118
PowerLimit2Power, 195	FivrSpreadSpectrum
PowerLimit3, 195	FSP_S_CONFIG, 118
PowerLimit4, 196	ForcMebxSyncUp
ProcHotResponse, 197	FSP_S_CONFIG, 118
ProcessorTraceEnable, 196	ForceOltmOrRefresh2x
	FSP_M_CONFIG, 62
ProcessorTraceMemBase, 196	FreqSaGvLow
ProcessorTraceMemLength, 196	FSP_M_CONFIG, 62
ProcessorTraceOutputScheme, 196	FreqSaGvMid
PsysPmax, 197	FSP_M_CONFIG, 62
PsysPowerLimit1, 197	FspFixedPcds.h, 216
PsysPowerLimit1Power, 197	•
PsysPowerLimit2, 197	FspInfoHob.h, 216
PsysPowerLimit2Power, 198	FspUpd.h, 222
RaceToHalt, 198	FspmUpd.h, 217
SaPcieRpGen3Dptp, 198	FspsUpd.h, 219
SaPcieRpGen3Uptp, 198	SI_PCH_INT_PIN, 220
SaPcieRpGen4Dptp, 198	FsptUpd.h, 221
·	FwProgress
SaPcieRpGen4Uptp, 199	FSP_S_CONFIG, 119
SataTestMode, 199	
SkipPostBootSai, 199	GPIO_CONFIG, 207
StateRatio, 199	Direction, 208
StateRatioMax16, 199	ElectricalConfig, 208
TStates, 201	HostSoftPadOwn, 209
TccActivationOffset, 199	InterruptConfig, 209
TccOffsetClamp, 200	LockConfig, 209
TccOffsetLock, 200	OutputState, 209
TccOffsetTimeWindowForRatl, 200	PadMode, 209
ThreeStrikeCounterDisable, 200	PowerConfig, 210
TimedMwait, 200	GPIO_DIRECTION
FSP_T_CONFIG, 201	GpioConfig.h, 225
PcdSerialIoUartAutoFlow, 202	GPIO_ELECTRICAL_CONFIG
PcdSerialIoUartCtsPinMux, 202	GpioConfig.h, 225
PcdSerialloUartDataBits, 202	GPIO_HARDWARE_DEFAULT

GPIO_HOSTSW_OWN GpioConfig.h, 226 GPIO_INT_CONFIG GpioConfig.h, 227	
GPIO_INT_CONFIG	HwpInterruptControl
	FSP_S_TEST_CONFIG, 190
	ITbtConnectTopologyTimeoutInMs
GPIO LOCK CONFIG	FSP S CONFIG, 120
GpioConfig.h, 227	ITbtForcePowerOnTimeoutInMs
•	
GPIO_OTHER_CONFIG	FSP_S_CONFIG, 120
GpioConfig.h, 228	IccMax
GPIO_OUTPUT_STATE	FSP_S_CONFIG, 119
GpioConfig.h, 228	ldd3n
GPIO_PAD_MODE	FSP_M_CONFIG, 64
GpioConfig.h, 228	ldd3p
GPIO_RESET_CONFIG	FSP_M_CONFIG, 64
GpioConfig.h, 228	IgdDvmt50PreAlloc
GmAdr	FSP_M_CONFIG, 64
FSP_M_CONFIG, 62	ImguClkOutEn
GpioConfig.h, 223	FSP_M_CONFIG, 65
	ImonOffset
GPIO_DIRECTION, 225	
GPIO_ELECTRICAL_CONFIG, 225	FSP_S_CONFIG, 119
GPIO_HARDWARE_DEFAULT, 226	ImonSlope
GPIO_HOSTSW_OWN, 226	FSP_S_CONFIG, 120
GPIO_INT_CONFIG, 227	ImrRpSelection
GPIO_LOCK_CONFIG, 227	FSP_M_CONFIG, 65
GPIO_OTHER_CONFIG, 228	InitPcieAspmAfterOprom
GPIO OUTPUT STATE, 228	FSP M CONFIG, 65
GPIO_PAD_MODE, 228	InternalGfx
GPIO RESET CONFIG, 228	FSP M CONFIG, 65
GpiolrqRoute	InterruptConfig
FSP S CONFIG, 119	GPIO_CONFIG, 209
GpioSampleDef.h, 230	IomTypeCPortPadCfg
GtPIIVoltageOffset	FSP_S_CONFIG, 120
ali ilvoltadeoliset	
FSP_M_CONFIG, 63	IsvtloPort
FSP_M_CONFIG, 63 GtPsmiSupport	FSP_M_CONFIG, 65
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63	FSP_M_CONFIG, 65
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr	FSP_M_CONFIG, 65  JtagC10PowerGateDisable
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63	FSP_M_CONFIG, 65
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63 HOB_USAGE_DATA_HOB, 210	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63 HOB_USAGE_DATA_HOB, 210 HdcControl	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63 HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63 HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63 HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63 HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63 HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209 LockPTMregs
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209 LockPTMregs
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210 MRC_BOOT_MODE
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231 HostSoftPadOwn	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210  MRC_BOOT_MODE MemInfoHob.h, 233
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231 HostSoftPadOwn GPIO_CONFIG, 209	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210  MRC_BOOT_MODE MemInfoHob.h, 233  MachineCheckEnable
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231 HostSoftPadOwn GPIO_CONFIG, 209 HotThresholdCh0Dimm0	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210  MRC_BOOT_MODE MemInfoHob.h, 233  MachineCheckEnable FSP_S_TEST_CONFIG, 190
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231 HostSoftPadOwn GPIO_CONFIG, 209 HotThresholdCh0Dimm0 FSP_M_CONFIG, 63	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210  MRC_BOOT_MODE MemInfoHob.h, 233  MachineCheckEnable FSP_S_TEST_CONFIG, 190  ManageabilityMode
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231 HostSoftPadOwn GPIO_CONFIG, 209 HotThresholdCh0Dimm0 FSP_M_CONFIG, 63 HotThresholdCh0Dimm1	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210  MRC_BOOT_MODE MemInfoHob.h, 233  MachineCheckEnable FSP_S_TEST_CONFIG, 190  ManageabilityMode FSP_S_CONFIG, 120
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231 HostSoftPadOwn GPIO_CONFIG, 209 HotThresholdCh0Dimm0 FSP_M_CONFIG, 63 HotThresholdCh0Dimm1 FSP_M_CONFIG, 64	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210  MRC_BOOT_MODE MemInfoHob.h, 233  MachineCheckEnable FSP_S_TEST_CONFIG, 190  ManageabilityMode FSP_S_CONFIG, 120  MaxRingRatioLimit
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63 HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231 HostSoftPadOwn GPIO_CONFIG, 209 HotThresholdCh0Dimm0 FSP_M_CONFIG, 63 HotThresholdCh0Dimm1 FSP_M_CONFIG, 64 HotThresholdCh1Dimm0	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210  MRC_BOOT_MODE MemInfoHob.h, 233  MachineCheckEnable FSP_S_TEST_CONFIG, 190  ManageabilityMode FSP_S_CONFIG, 120  MaxRingRatioLimit FSP_S_TEST_CONFIG, 190
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231 HostSoftPadOwn GPIO_CONFIG, 209 HotThresholdCh0Dimm0 FSP_M_CONFIG, 63 HotThresholdCh0Dimm1 FSP_M_CONFIG, 64 HotThresholdCh1Dimm0 FSP_M_CONFIG, 64	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210  MRC_BOOT_MODE MemInfoHob.h, 233  MachineCheckEnable FSP_S_TEST_CONFIG, 190  ManageabilityMode FSP_S_CONFIG, 120  MaxRingRatioLimit FSP_S_TEST_CONFIG, 190  McPIIVoltageOffset
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231 HostSoftPadOwn GPIO_CONFIG, 209 HotThresholdCh0Dimm0 FSP_M_CONFIG, 63 HotThresholdCh0Dimm1 FSP_M_CONFIG, 64 HotThresholdCh1Dimm0 FSP_M_CONFIG, 64 HotThresholdCh1Dimm1	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210  MRC_BOOT_MODE MemInfoHob.h, 233  MachineCheckEnable FSP_S_TEST_CONFIG, 190  ManageabilityMode FSP_S_CONFIG, 120  MaxRingRatioLimit FSP_S_TEST_CONFIG, 190  McPIIVoltageOffset FSP_M_CONFIG, 66
FSP_M_CONFIG, 63 GtPsmiSupport FSP_M_CONFIG, 63 GttMmAdr FSP_M_CONFIG, 63  HOB_USAGE_DATA_HOB, 210 HdcControl FSP_S_TEST_CONFIG, 189 Heci3Enabled FSP_S_CONFIG, 119 HeciCommunication2 FSP_M_TEST_CONFIG, 86 HobBufferSize FSP_M_CONFIG, 63 HobUsageDataHob.h, 231 HostSoftPadOwn GPIO_CONFIG, 209 HotThresholdCh0Dimm0 FSP_M_CONFIG, 63 HotThresholdCh0Dimm1 FSP_M_CONFIG, 64 HotThresholdCh1Dimm0 FSP_M_CONFIG, 64	FSP_M_CONFIG, 65  JtagC10PowerGateDisable FSP_M_CONFIG, 66  KtDeviceEnable FSP_M_TEST_CONFIG, 86  LockConfig GPIO_CONFIG, 209  LockPTMregs FSP_M_TEST_CONFIG, 87  MEMORY_PLATFORM_DATA, 210  MRC_BOOT_MODE MemInfoHob.h, 233  MachineCheckEnable FSP_S_TEST_CONFIG, 190  ManageabilityMode FSP_S_CONFIG, 120  MaxRingRatioLimit FSP_S_TEST_CONFIG, 190  McPIIVoltageOffset

MeUnconfigOnRtcClear	FSP_S_CONFIG, 121
FSP_S_CONFIG, 121	PchDmiAspmCtrl
MemInfoHob.h, 231	FSP_S_CONFIG, 121
MRC_BOOT_MODE, 233	PchDmiTsawEn
MinRingRatioLimit	FSP_S_CONFIG, 122
FSP_S_TEST_CONFIG, 190	PchEnableComplianceMode
MinVoltageC8	FSP S CONFIG, 122
FSP_S_CONFIG, 121	PchEnableDbcObs
MinVoltageRuntime	
FSP S CONFIG, 121	FSP_S_CONFIG, 122
— — ·	PchEspiHostC10ReportEnable
MicStreamerPrefetcher	FSP_S_CONFIG, 122
FSP_S_TEST_CONFIG, 191	PchFivrDynPm
MmioSize	FSP_S_CONFIG, 122
FSP_M_CONFIG, 66	PchFivrExtVnnRailSxEnabledStates
MonitorMwaitEnable	FSP_S_CONFIG, 123
FSP_S_TEST_CONFIG, 191	PchFivrExtVnnRailSxlccMax
	FSP_S_CONFIG, 123
NumOfDevIntConfig	PchFivrExtVnnRailSxVoltage
FSP_S_CONFIG, 121	FSP S CONFIG, 123
NumberOfEntries	PchFivrVccinAuxLowToHighCurModeVolTranTime
FSP_S_TEST_CONFIG, 191	FSP S CONFIG, 123
	PchFivrVccinAuxOffToHighCurModeVolTranTime
OcLock	FSP S CONFIG, 123
FSP_M_CONFIG, 66	PchFivrVccinAuxRetToHighCurModeVolTranTime
OneCoreRatioLimit	
FSP_S_TEST_CONFIG, 191	FSP_S_CONFIG, 124
OutputState	PchFivrVccinAuxRetToLowCurModeVolTranTime
GPIO_CONFIG, 209	FSP_S_CONFIG, 124
_ ,	PchHdaAudioLinkDmic0ClkAPinMux
PadMode	FSP_S_CONFIG, 124
GPIO_CONFIG, 209	PchHdaAudioLinkDmic0ClkBPinMux
PanelPowerEnable	FSP_S_CONFIG, 124
FSP_M_TEST_CONFIG, 87	PchHdaAudioLinkDmic0DataPinMux
PcdDebugInterfaceFlags	FSP_S_CONFIG, 124
FSP M CONFIG, 66	PchHdaAudioLinkDmic0Enable
PcdlsaSerialUartBase	FSP S CONFIG, 125
FSP_M_CONFIG, 67	PchHdaAudioLinkDmic1ClkAPinMux
PcdSerialDebugBaudRate	FSP S CONFIG, 125
	PchHdaAudioLinkDmic1ClkBPinMux
FSP_M_CONFIG, 67	FSP S CONFIG, 125
PcdSerialDebugLevel	PchHdaAudioLinkDmic1DataPinMux
FSP_M_CONFIG, 67	FSP S CONFIG, 125
PcdSerialloUartAutoFlow	PchHdaAudioLinkDmic1Enable
FSP_T_CONFIG, 202	
PcdSerialloUartCtsPinMux	FSP_S_CONFIG, 125
FSP_T_CONFIG, 202	PchHdaAudioLinkHdaEnable
PcdSerialloUartDataBits	FSP_S_CONFIG, 126
FSP_T_CONFIG, 202	PchHdaAudioLinkSndw1Enable
PcdSerialloUartDebugEnable	FSP_S_CONFIG, 126
FSP_T_CONFIG, 202	PchHdaAudioLinkSndw2Enable
PcdSerialloUartNumber	FSP_S_CONFIG, 126
FSP_M_CONFIG, 67	PchHdaAudioLinkSndw3Enable
FSP T CONFIG, 203	FSP_S_CONFIG, 126
PcdSerialloUartParity	PchHdaAudioLinkSndw4Enable
FSP T CONFIG, 203	FSP S CONFIG, 126
PcdSerialloUartRtsPinMux	PchHdaAudioLinkSsp0Enable
FSP T CONFIG, 203	FSP_S_CONFIG, 126
PcdSerialloUartStopBits	PchHdaAudioLinkSsp1Enable
FSP T CONFIG, 203	FSP S CONFIG, 127
PchCrid	PchHdaAudioLinkSsp2Enable
i Giona	i oni luanuululiinoopeliable

FSP_S_CONFIG, 127	FSP_S_CONFIG, 131
PchHdaAudioLinkSsp3Enable	PchOseCanEnable
FSP_S_CONFIG, 127	FSP_S_CONFIG, 131
PchHdaAudioLinkSsp4Enable	PchOseHsuartEnable
FSP S CONFIG, 127	FSP_S_CONFIG, 132
PchHdaAudioLinkSsp5Enable	PchOsel2cEnable
FSP_S_CONFIG, 127	FSP_S_CONFIG, 132
PchHdaDspEnable	PchOsel2sEnable
FSP_S_CONFIG, 128	FSP_S_CONFIG, 132
PchHdaDspUaaCompliance	PchOsePwmEnable
FSP S CONFIG, 128	FSP S CONFIG, 132
PchHdalDispCodecDisconnect	PchOseQepEnable
FSP_S_CONFIG, 128	FSP_S_CONFIG, 132
PchHdalDispLinkFrequency	PchOseSpiCs0Enable
FSP_S_CONFIG, 128	FSP_S_CONFIG, 133
PchHdaLinkFrequency	PchOseSpiEnable
FSP_S_CONFIG, 128	FSP_S_CONFIG, 133
PchHdaPme	PchOseTimedGpioEnable
	•
FSP_S_CONFIG, 129	FSP_S_CONFIG, 133
PchHdaResetWaitTimer	PchOseTimedGpioPinAllocation
FSP_S_TEST_CONFIG, 191	FSP_S_CONFIG, 133
PchHdaVcType	PchOseTimedGpioPinEnable
FSP_S_CONFIG, 129	FSP_S_CONFIG, 133
PchHotEnable	PchOseUartEnable
FSP_S_CONFIG, 129	FSP_S_CONFIG, 134
PchloApicEntry24_119	PchPcieDeviceOverrideTablePtr
FSP_S_CONFIG, 129	FSP_S_CONFIG, 134
PchloApicId	PchPmDeepSxPol
FSP_S_CONFIG, 129	FSP_S_CONFIG, 134
PchlshGpEnable	PchPmDisableDsxAcPresentPulldown
FSP_S_CONFIG, 129	FSP_S_CONFIG, 134
Pchlshl2cEnable	PchPmDisableEnergyReport
FSP_S_CONFIG, 130	FSP_S_TEST_CONFIG, 192
PchlshPdtUnlock	PchPmDisableNativePowerButton
FSP_S_CONFIG, 130	FSP_S_CONFIG, 134
PchlshSpiCs0Enable	PchPmLanWakeFromDeepSx
FSP_S_CONFIG, 130	FSP_S_CONFIG, 134
PchlshSpiEnable	PchPmMeWakeSts
FSP_S_CONFIG, 130	FSP_S_CONFIG, 135
PchlshUartEnable	PchPmPciePllSsc
FSP_S_CONFIG, 130	FSP_S_CONFIG, 135
PchLanEnable	PchPmPcieWakeFromDeepSx
FSP_S_CONFIG, 131	FSP_S_CONFIG, 135
PchLanLtrEnable	PchPmPmeB0S5Dis
FSP_S_CONFIG, 131	FSP_S_CONFIG, 135
PchLockDownBiosInterface	PchPmPwrBtnOverridePeriod
FSP_S_TEST_CONFIG, 192	FSP_S_CONFIG, 135
PchLockDownBiosLock	PchPmPwrCycDur
FSP_S_CONFIG, 131	FSP_S_CONFIG, 136
PchLockDownGlobalSmi	PchPmSlpAMinAssert
FSP_S_TEST_CONFIG, 192	FSP_S_CONFIG, 136
PchLpcEnhancePort8xhDecoding	PchPmSlpLanLowDc
FSP_M_CONFIG, 67	FSP_S_CONFIG, 136
PchMemoryThrottlingEnable	PchPmSlpS0Enable
FSP_S_CONFIG, 131	FSP_S_CONFIG, 136
PchNumRsvdSmbusAddresses	PchPmSlpS0Vm070VSupport
FSP_M_CONFIG, 68	FSP_S_CONFIG, 136
PchOseAdcEnable	PchPmSlpS0Vm075VSupport

FSP_S_CONFIG, 136	FSP_S_CONFIG, 140
PchPmSlpS0VmRuntimeControl	PcieDisableRootPortClockGating
FSP S CONFIG, 137	FSP_S_CONFIG, 141
PchPmSlpS3MinAssert	PcieEnablePeerMemoryWrite
•	
FSP_S_CONFIG, 137	FSP_S_CONFIG, 141
PchPmSlpS4MinAssert	PcieEnablePort8xhDecode
FSP_S_CONFIG, 137	FSP_S_TEST_CONFIG, 193
PchPmSlpStrchSusUp	PcieEqPh3LaneParamCm
FSP_S_CONFIG, 137	FSP_S_CONFIG, 141
PchPmSlpSusMinAssert	PcieEqPh3LaneParamCp
FSP_S_CONFIG, 137	FSP S CONFIG, 141
	— — · · · · · · · · · · · · · · · · · ·
PchPmVrAlert	PcieImrSize
FSP_S_CONFIG, 138	FSP_M_CONFIG, 69
PchPmWoWlanDeepSxEnable	PcieMultipleSegmentEnabled
FSP_S_CONFIG, 138	FSP_M_CONFIG, 69
PchPmWoWlanEnable	PcieRpAspm
FSP_S_CONFIG, 138	FSP_S_CONFIG, 141
PchPmWolEnableOverride	PcieRpCompletionTimeout
FSP S CONFIG, 138	FSP S CONFIG, 142
PchPmWolOvrWkSts	PcieRpDpcExtensionsMask
FSP_S_CONFIG, 138	FSP_S_CONFIG, 142
PchPort80Route	PcieRpDpcMask
FSP_M_CONFIG, 68	FSP_S_CONFIG, 142
PchPwrOptEnable	PcieRpDptp
FSP_S_CONFIG, 139	FSP_S_TEST_CONFIG, 193
PchS0ixAutoDemotion	PcieRpEnableMask
	•
FSP_S_CONFIG, 139	FSP_M_CONFIG, 69
PchSbAccessUnlock	PcieRpFunctionSwap
FSP_S_TEST_CONFIG, 192	FSP_S_CONFIG, 142
PchSeriallol2cPadsTermination	PcieRpGen3EqPh3Method
FSP_S_CONFIG, 139	FSP_S_CONFIG, 142
PchSeriallol2cSclPinMux	PcieRpImrEnabled
FSP_S_CONFIG, 139	FSP_S_CONFIG, 143
PchSerialIoI2cSdaPinMux	PcieRpL1Substates
	•
FSP_S_CONFIG, 139	FSP_S_CONFIG, 143
PchSmbAlertEnable	PcieRpPcieSpeed
FSP_M_CONFIG, 68	FSP_S_CONFIG, 143
PchStartFramePulse	PcieRpPhysicalSlotNumber
FSP_S_CONFIG, 140	FSP_S_CONFIG, 143
PchTTEnable	PcieRpPtmMask
FSP_S_CONFIG, 140	FSP S CONFIG, 143
PchTTLock	PcieRpSlotPowerLimitScale
FSP_S_CONFIG, 140	FSP_S_TEST_CONFIG, 193
PchTTState13Enable	PcieRpSlotPowerLimitValue
FSP_S_CONFIG, 140	FSP_S_TEST_CONFIG, 193
PchTraceHubMemReg0Size	PcieRpUptp
FSP M CONFIG, 68	FSP_S_TEST_CONFIG, 194
PchTraceHubMemReg1Size	PcieSwEqCoeffListCm
FSP_M_CONFIG, 68	FSP_S_CONFIG, 144
PchTraceHubMode	PcieSwEqCoeffListCp
	· · · · · · · · · · · · · · · · · · ·
FSP_M_CONFIG, 69	FSP_S_CONFIG, 144
PchTsnEnable	PkgCStateDemotion
FSP_S_CONFIG, 140	FSP_S_TEST_CONFIG, 194
PchUnlockGpioPads	PkgCStateLimit
FSP_S_TEST_CONFIG, 192	FSP_S_TEST_CONFIG, 194
PchXhciOcLock	PkgCStateUnDemotion
FSP_S_TEST_CONFIG, 193	FSP_S_TEST_CONFIG, 194
PcieComplianceTestMode	PlatformDebugConsent
i decompliance restividue	r iationin bedugoonsent

FSP_M_CONFIG, 69	FSP_S_CONFIG, 146
PmcCpuC10GatePinEnable	Psi3Enable
FSP_S_CONFIG, 144	FSP_S_CONFIG, 146
PmcDbgMsgEn	Psi3Threshold
FSP_S_CONFIG, 144	FSP_S_CONFIG, 146
PmcGrTscEnable	PsysOffset
FSP_S_CONFIG, 144	FSP_S_CONFIG, 147
PmcLpmS0ixSubStateEnableMask	PsysPmax
FSP S TEST CONFIG, 194	FSP_S_TEST_CONFIG, 197
	PsysPowerLimit1
PmcModPhySusPgEnable	FSP_S_TEST_CONFIG, 197
FSP_S_CONFIG, 144	
PmcPowerButtonDebounce	PsysPowerLimit1Power
FSP_S_CONFIG, 145	FSP_S_TEST_CONFIG, 197
PmcV1p05lsExtFetControlEn	PsysPowerLimit2
FSP_S_CONFIG, 145	FSP_S_TEST_CONFIG, 197
PmcV1p05PhyExtFetControlEn	PsysPowerLimit2Power
FSP_S_CONFIG, 145	FSP_S_TEST_CONFIG, 198
PmgCstCfgCtrlLock	PsysSlope
FSP_S_TEST_CONFIG, 195	FSP_S_CONFIG, 147
PortUsb20Enable	PwdwnldleCounter
FSP S CONFIG, 145	FSP_M_CONFIG, 70
PortUsb30Enable	PxRcConfig
FSP_S_CONFIG, 145	FSP_S_CONFIG, 147
PowerConfig	
GPIO_CONFIG, 210	RMTLoopCount
	FSP_M_CONFIG, 73
PowerLimit1	RMT
FSP_S_TEST_CONFIG, 195	FSP_M_CONFIG, 72
PowerLimit1Time	RaceToHalt
FSP_S_TEST_CONFIG, 195	FSP_S_TEST_CONFIG, 198
PowerLimit2	RankInterleave
FSP_S_TEST_CONFIG, 195	FSP_M_CONFIG, 70
PowerLimit2Power	Ratio
FSP_S_TEST_CONFIG, 195	FSP M CONFIG, 70
PowerLimit3	RealtimeMemoryTiming
FSP_S_TEST_CONFIG, 195	FSP_M_CONFIG, 71
PowerLimit4	RefClk
FSP_S_TEST_CONFIG, 196	FSP_M_CONFIG, 71
PpinSupport	RemoteAssistance
FSP S CONFIG, 146	FSP S CONFIG, 147
PrmrrSize	RhSolution
FSP M CONFIG, 70	FSP_M_CONFIG, 71
ProbelessTrace	
FSP_M_CONFIG, 70	RingDownBin
ProcHotResponse	FSP_M_CONFIG, 71
FSP_S_TEST_CONFIG, 197	RingMaxOcRatio
ProcessorTraceEnable	FSP_M_CONFIG, 71
	RingPIIVoltageOffset
FSP_S_TEST_CONFIG, 196	FSP_M_CONFIG, 71
ProcessorTraceMemBase	RingVoltageAdaptive
FSP_S_TEST_CONFIG, 196	FSP_M_CONFIG, 72
ProcessorTraceMemLength	RingVoltageMode
FSP_S_TEST_CONFIG, 196	FSP_M_CONFIG, 72
ProcessorTraceOutputScheme	RingVoltageOffset
FSP_S_TEST_CONFIG, 196	FSP_M_CONFIG, 72
PsOnEnable	RingVoltageOverride
FSP_S_CONFIG, 147	FSP_M_CONFIG, 72
Psi1Threshold	RmtPerTask
FSP S CONFIG, 146	FSP M CONFIG, 73
Psi2Threshold	RtcBiosInterfaceLock

FSP_S_CONFIG, 148	FSP_S_CONFIG, 152
RtcMemoryLock	SaPcieRpGen3Dptp
FSP_S_CONFIG, 148	FSP_S_TEST_CONFIG, 198
	SaPcieRpGen3EqPh23Enable
SI_PCH_DEVICE_INTERRUPT_CONFIG, 211	FSP S CONFIG, 153
SI_PCH_INT_PIN	SaPcieRpGen3EqPh3Enable
FspsUpd.h, 220	FSP_S_CONFIG, 153
SMBIOS_CACHE_INFO, 211	SaPcieRpGen3EqPh3Method
SMBIOS_PROCESSOR_INFO, 212	FSP_S_CONFIG, 153
SMBIOS_STRUCTURE, 213	SaPcieRpGen3Uptp
SaGv	FSP_S_TEST_CONFIG, 198
FSP_M_CONFIG, 73	SaPcieRpGen4Dptp
SaPcieComplianceTestMode	FSP_S_TEST_CONFIG, 198
FSP_S_CONFIG, 148	SaPcieRpGen4EqPh23Enable
SaPcieDeviceOverrideTablePtr	FSP S CONFIG, 153
FSP_S_CONFIG, 148	SaPcieRpGen4EqPh3Enable
SaPcieDisableRootPortClockGating	FSP_S_CONFIG, 153
FSP_S_CONFIG, 148	SaPcieRpGen4EqPh3Method
SaPcieDisableRootPortPowerGating	FSP_S_CONFIG, 154
FSP_S_CONFIG, 149	SaPcieRpGen4Uptp
SaPcieEnablePeerMemoryWrite	FSP_S_TEST_CONFIG, 199
FSP_S_CONFIG, 149	SaPcieRpL1Substates
SaPcieEqPh3LaneParamCm	FSP_S_CONFIG, 154
FSP_S_CONFIG, 149	SaPcieRpLinkDownGpios
SaPcieEqPh3LaneParamCp	FSP_M_CONFIG, 74
FSP_S_CONFIG, 149	SaPcieRpPcieSpeed
SaPcieGen3EndPointHint	FSP_S_CONFIG, 154
FSP_S_CONFIG, 149	SaPcieRpPhysicalSlotNumber
SaPcieGen3EndPointPreset	FSP_S_CONFIG, 154
FSP_S_CONFIG, 150	SaPcieRpPtmEnabled
SaPcieGen3ProgramStaticEq	FSP_S_CONFIG, 154
FSP_S_CONFIG, 150	SaPcieRpVcEnabled
SaPcieGen3RootPortPreset	FSP_S_CONFIG, 155
FSP_S_CONFIG, 150	SaPIIVoltageOffset
SaPcieGen4EndPointHint	FSP_M_CONFIG, 74
FSP_S_CONFIG, 150	SafeMode
SaPcieGen4EndPointPreset	FSP_M_CONFIG, 73
FSP_S_CONFIG, 150	SataEnable
SaPcieGen4ProgramStaticEq	FSP_S_CONFIG, 155
FSP_S_CONFIG, 151 SaPcieGen4RootPortPreset	SataLedEnable
FSP S CONFIG, 151	FSP_S_CONFIG, 155
SaPcieHwEqGen3CoeffListCm	SataMode
FSP S CONFIG, 151	FSP_S_CONFIG, 155
SaPcieHwEqGen3CoeffListCp	SataP0TDispFinit
FSP_S_CONFIG, 151	FSP_S_CONFIG, 155
SaPcieHwEqGen4CoeffListCm	SataP1TDispFinit
FSP_S_CONFIG, 151	FSP S CONFIG, 155
SaPcieHwEqGen4CoeffListCp	SataPortsDevSlp
FSP_S_CONFIG, 152	FSP_S_CONFIG, 156
SaPcieRpAspm	SataPortsDmVal
FSP_S_CONFIG, 152	FSP_S_CONFIG, 156
SaPcieRpDpcEnabled	SataPortsEnable
FSP_S_CONFIG, 152	FSP_S_CONFIG, 156
SaPcieRpDpcExtensionsEnabled	SataPwrOptEnable
FSP_S_CONFIG, 152	FSP_S_CONFIG, 156
SaPcieRpEnableMask	SataRstHddUnlock
FSP_M_CONFIG, 73	FSP_S_CONFIG, 156
SaPcieRpFunctionSwap	SataRstInterrupt
•	•

FSP_S_CONFIG, 157	FSP_S_CONFIG, 162
SataRstIrrt	SerialloSpi2CsPolarity
FSP S CONFIG, 157	FSP S CONFIG, 162
<del></del>	
SataRstIrrtOnly	SerialloSpi3CsEnable
FSP_S_CONFIG, 157	FSP_S_CONFIG, 162
SataRstLedLocate	SerialloSpi3CsPolarity
FSP_S_CONFIG, 157	FSP_S_CONFIG, 162
SataRstOromUiBanner	SerialloSpi4CsEnable
FSP_S_CONFIG, 157	FSP_S_CONFIG, 162
SataRstPcieDeviceResetDelay	SerialloSpi4CsPolarity
FSP S CONFIG, 158	FSP S CONFIG, 162
<del></del>	·
SataRstRaid0	SerialloSpi5CsEnable
FSP_S_CONFIG, 158	FSP_S_CONFIG, 163
SataRstRaid1	SerialloSpi5CsPolarity
FSP_S_CONFIG, 158	FSP_S_CONFIG, 163
SataRstRaid10	SerialloSpi6CsEnable
FSP_S_CONFIG, 158	FSP_S_CONFIG, 163
SataRstRaid5	SerialIoSpi6CsPolarity
FSP S CONFIG, 158	FSP_S_CONFIG, 163
SataRstRaidDeviceId	
	SerialloSpiDefaultCsOutput
FSP_S_CONFIG, 158	FSP_S_CONFIG, 163
SataRstSmartStorage	SerialloSpiMode
FSP_S_CONFIG, 159	FSP_S_CONFIG, 164
SataSalpSupport	SerialloUartCtsPinMuxPolicy
	•
FSP_S_CONFIG, 159	FSP_S_CONFIG, 164
SataTestMode	SerialloUartDataBits
FSP_S_TEST_CONFIG, 199	FSP S CONFIG, 164
SataThermalSuggestedSetting	SerialloUartDmaEnable
FSP_S_CONFIG, 159	FSP_S_CONFIG, 164
ScanExtGfxForLegacyOpRom	SerialloUartMode
FSP_M_TEST_CONFIG, 87	FSP S CONFIG, 164
ScilrqSelect	SerialloUartParity
•	
FSP_S_CONFIG, 159	FSP_S_CONFIG, 165
FSP_S_CONFIG, 159 ScramblerSupport	FSP_S_CONFIG, 165 SerialloUartPowerGating
FSP_S_CONFIG, 159	FSP_S_CONFIG, 165
FSP_S_CONFIG, 159 ScramblerSupport	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 ShowSpiController
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 ShowSpiController FSP_S_CONFIG, 166
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 ShowSpiController FSP_S_CONFIG, 166 SiCsmFlag
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 ShowSpiController FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 Seriallol2cMode	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 ShowSpiController FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166 SinitMemorySize
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 ShowSpiController FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 SerialloI2cMode FSP_S_CONFIG, 161	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 ShowSpiController FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 161 SerialloSpi0CsEnable	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 ShowSpiController FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74 SkipMbpHob
FSP_S_CONFIG, 159  ScramblerSupport FSP_M_CONFIG, 74  ScsEmmcEnabled FSP_S_CONFIG, 159  ScsEmmcHs400Enabled FSP_S_CONFIG, 160  ScsSdCardEnabled FSP_S_CONFIG, 160  SendEcCmd FSP_S_CONFIG, 160  SendVrMbxCmd FSP_S_CONFIG, 160  SerialloDebugUartNumber FSP_S_CONFIG, 160  SerialloDebugUartNumber FSP_S_CONFIG, 161  SerialloSpioCsEnable FSP_S_CONFIG, 161	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 166 SicsmFlag FSP_S_CONFIG, 166 SicsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74 SkipMbpHob FSP_M_TEST_CONFIG, 87
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 161 SerialloSpi0CsEnable FSP_S_CONFIG, 161 SerialloSpi0CsPolarity	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 166 SicsmFlag FSP_S_CONFIG, 166 SicsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74 SkipMbpHob FSP_M_TEST_CONFIG, 87 SkipMpInit
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 161 SerialloSpi0CsEnable FSP_S_CONFIG, 161 SerialloSpi0CsPolarity FSP_S_CONFIG, 161	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 ShowSpiController FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74 SkipMbpHob FSP_M_TEST_CONFIG, 87 SkipMpInit FSP_S_CONFIG, 166
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 161 SerialloSpi0CsEnable FSP_S_CONFIG, 161 SerialloSpi0CsPolarity	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 166 SicsmFlag FSP_S_CONFIG, 166 SicsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74 SkipMbpHob FSP_M_TEST_CONFIG, 87 SkipMpInit
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 SerialloI2cMode FSP_S_CONFIG, 161 SerialloSpi0CsEnable FSP_S_CONFIG, 161 SerialloSpi0CsPolarity FSP_S_CONFIG, 161 SerialloSpi1CsEnable	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 ShowSpiController FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74 SkipMbpHob FSP_M_TEST_CONFIG, 87 SkipMpInit FSP_S_CONFIG, 166 SkipPostBootSai
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 SerialloI2cMode FSP_S_CONFIG, 161 SerialloSpi0CsEnable FSP_S_CONFIG, 161 SerialloSpi0CsPolarity FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 166 SicsmFlag FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74 SkipMbpHob FSP_M_TEST_CONFIG, 87 SkipMpInit FSP_S_CONFIG, 166 SkipPostBootSai FSP_S_TEST_CONFIG, 199
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 161 SerialloSpi0CsEnable FSP_S_CONFIG, 161 SerialloSpi0CsPolarity FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 166 SicsmFlag FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74 SkipMbpHob FSP_M_TEST_CONFIG, 87 SkipMpInit FSP_S_CONFIG, 166 SkipPostBootSai FSP_S_TEST_CONFIG, 199 SlowSlewRateForFivr
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 Seriallol2cMode FSP_S_CONFIG, 161 SerialloSpi0CsEnable FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161 SerialloSpi1CsPolarity FSP_S_CONFIG, 161	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 166 SicsmFlag FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74 SkipMbpHob FSP_M_TEST_CONFIG, 87 SkipMpInit FSP_S_CONFIG, 166 SkipPostBootSai FSP_S_TEST_CONFIG, 199 SlowSlewRateForFivr FSP_S_CONFIG, 166
FSP_S_CONFIG, 159 ScramblerSupport FSP_M_CONFIG, 74 ScsEmmcEnabled FSP_S_CONFIG, 159 ScsEmmcHs400Enabled FSP_S_CONFIG, 160 ScsSdCardEnabled FSP_S_CONFIG, 160 SendEcCmd FSP_S_CONFIG, 160 SendVrMbxCmd FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 160 SerialloDebugUartNumber FSP_S_CONFIG, 161 SerialloSpi0CsEnable FSP_S_CONFIG, 161 SerialloSpi0CsPolarity FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161 SerialloSpi1CsEnable FSP_S_CONFIG, 161	FSP_S_CONFIG, 165 SerialloUartPowerGating FSP_S_CONFIG, 165 SerialloUartRtsPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartRxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartStopBits FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 165 SerialloUartTxPinMuxPolicy FSP_S_CONFIG, 166 SicsmFlag FSP_S_CONFIG, 166 SiCsmFlag FSP_S_CONFIG, 166 SinitMemorySize FSP_M_CONFIG, 74 SkipMbpHob FSP_M_TEST_CONFIG, 87 SkipMpInit FSP_S_CONFIG, 166 SkipPostBootSai FSP_S_TEST_CONFIG, 199 SlowSlewRateForFivr

FSP_S_CONFIG, 166	FSP_M_CONFIG, 76
SlowSlewRateForla	TcssItbtPcie3En
FSP_S_CONFIG, 167	FSP_M_CONFIG, 76
SlowSlewRateForSa	TcssltbtPcie4En
FSP S CONFIG, 167	FSP_M_CONFIG, 76
SlpS0DisQForDebug	TcssltbtPcie5En
FSP_S_CONFIG, 167	FSP_M_CONFIG, 76
SIpS0Override	
FSP S CONFIG, 167	TcssXdciEn
	FSP_M_CONFIG, 77
SmbiosCacheInfoHob.h, 233	TcssXhciEn
SmbiosProcessorInfoHob.h, 234	FSP_M_CONFIG, 77
SmbusArpEnable	TdcPowerLimit
FSP_M_CONFIG, 74	FSP_S_CONFIG, 168
SmbusDynamicPowerGating	TdcTimeWindow
FSP_M_TEST_CONFIG, 87	FSP_S_CONFIG, 168
SmbusEnable	TgaSize
FSP_M_CONFIG, 74	FSP_M_CONFIG, 77
SmbusSpdWriteDisable	ThcPort0InterruptPinMuxing
FSP_M_TEST_CONFIG, 88	FSP S CONFIG, 168
SpdAddressTable	ThcPort1InterruptPinMuxing
FSP M CONFIG, 75	· · · · · · · · · · · · · · · · · · ·
SpdProfileSelected	FSP_S_CONFIG, 169
FSP_M_CONFIG, 75	ThreeStrikeCounterDisable
StateRatio	FSP_S_TEST_CONFIG, 200
	ThrtCkeMinTmr
FSP_S_TEST_CONFIG, 199	FSP_M_CONFIG, 77
StateRatioMax16	TimedMwait
FSP_S_TEST_CONFIG, 199	FSP_S_TEST_CONFIG, 200
tRTP	TjMaxOffset
וחור	FSP_M_CONFIG, 77
ECD M CONIEIO 70	
FSP_M_CONFIG, 78	
TStates	TmeEnable
TStates FSP_S_TEST_CONFIG, 201	TmeEnable FSP_M_CONFIG, 78
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize FSP_M_TEST_CONFIG, 88
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize FSP_M_TEST_CONFIG, 88 TrainTrace
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize FSP_M_TEST_CONFIG, 88 TrainTrace FSP_M_CONFIG, 78
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize FSP_M_TEST_CONFIG, 88 TrainTrace FSP_M_CONFIG, 78 TsegSize
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize FSP_M_TEST_CONFIG, 88 TrainTrace FSP_M_CONFIG, 78 TsegSize FSP_M_CONFIG, 78
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize FSP_M_TEST_CONFIG, 88 TrainTrace FSP_M_CONFIG, 78 TsegSize FSP_M_CONFIG, 78 TsodAlarmwindowLockBit
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize FSP_M_TEST_CONFIG, 88 TrainTrace FSP_M_CONFIG, 78 TsegSize FSP_M_CONFIG, 78 TsodAlarmwindowLockBit FSP_M_CONFIG, 78
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize FSP_M_TEST_CONFIG, 88 TrainTrace FSP_M_CONFIG, 78 TsegSize FSP_M_CONFIG, 78 TsodAlarmwindowLockBit
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize FSP_M_TEST_CONFIG, 88 TrainTrace FSP_M_CONFIG, 78 TsegSize FSP_M_CONFIG, 78 TsodAlarmwindowLockBit FSP_M_CONFIG, 78
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200	TmeEnable FSP_M_CONFIG, 78 TotalFlashSize FSP_M_TEST_CONFIG, 88 TrainTrace FSP_M_CONFIG, 78 TsegSize FSP_M_CONFIG, 78 TsodAlarmwindowLockBit FSP_M_CONFIG, 78 TsodCriticalEventOnly
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TccOffsetetConfig, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TccIrqSelect	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TccOlfsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcolrqSelect FSP_S_CONFIG, 167	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TccOrfsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcolrqSelect FSP_S_CONFIG, 167 TcssAuxOri	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcclrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcolrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcolrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcolrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TccOrfsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcolrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En FSP_M_CONFIG, 75	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcclrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En FSP_M_CONFIG, 75 TcssDma2En	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodManualEnable
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TccOrfsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcolrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En FSP_M_CONFIG, 75	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodManualEnable FSP_M_CONFIG, 80
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcclrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En FSP_M_CONFIG, 75 TcssDma2En FSP_M_CONFIG, 75 TcssHslOri	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodManualEnable FSP_M_CONFIG, 80  TsodShutdownMode
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcclrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En FSP_M_CONFIG, 75 TcssDma2En FSP_M_CONFIG, 75	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodManualEnable FSP_M_CONFIG, 80  TsodShutdownMode FSP_M_CONFIG, 80
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcclrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En FSP_M_CONFIG, 75 TcssDma2En FSP_M_CONFIG, 75 TcssHslOri	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodManualEnable FSP_M_CONFIG, 80  TsodShutdownMode
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcclrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En FSP_M_CONFIG, 75 TcssDma2En FSP_M_CONFIG, 75 TcssHslOri FSP_S_CONFIG, 168	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodManualEnable FSP_M_CONFIG, 80  TsodShutdownMode FSP_M_CONFIG, 80
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcclrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En FSP_M_CONFIG, 75 TcssDma2En FSP_M_CONFIG, 75 TcssHslOri FSP_S_CONFIG, 168 TcssltbtPcie0En	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodManualEnable FSP_M_CONFIG, 80  TsodShutdownMode FSP_M_CONFIG, 80  TsodTcritMax
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcolrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En FSP_M_CONFIG, 75 TcssDma2En FSP_M_CONFIG, 75 TcssHslOri FSP_S_CONFIG, 168 TcssltbtPcie0En FSP_M_CONFIG, 76 TcssltbtPcie1En	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodManualEnable FSP_M_CONFIG, 80  TsodShutdownMode FSP_M_CONFIG, 80  TsodTcritMax FSP_M_CONFIG, 80  TurboMode
TStates FSP_S_TEST_CONFIG, 201 TTSuggestedSetting FSP_S_CONFIG, 169 TccActivationOffset FSP_S_TEST_CONFIG, 199 TccOffsetClamp FSP_S_TEST_CONFIG, 200 TccOffsetLock FSP_S_TEST_CONFIG, 200 TccOffsetTimeWindowForRatl FSP_S_TEST_CONFIG, 200 TcolrqSelect FSP_S_CONFIG, 167 TcssAuxOri FSP_S_CONFIG, 168 TcssDma0En FSP_M_CONFIG, 75 TcssDma1En FSP_M_CONFIG, 75 TcssHslOri FSP_S_CONFIG, 168 TcssltbtPcie0En FSP_M_CONFIG, 76	TmeEnable FSP_M_CONFIG, 78  TotalFlashSize FSP_M_TEST_CONFIG, 88  TrainTrace FSP_M_CONFIG, 78  TsegSize FSP_M_CONFIG, 78  TsodAlarmwindowLockBit FSP_M_CONFIG, 78  TsodCriticalEventOnly FSP_M_CONFIG, 79  TsodCriticaltripLockBit FSP_M_CONFIG, 79  TsodEventMode FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventOutputControl FSP_M_CONFIG, 79  TsodEventPolarity FSP_M_CONFIG, 79  TsodManualEnable FSP_M_CONFIG, 80  TsodShutdownMode FSP_M_CONFIG, 80  TsodTcritMax FSP_M_CONFIG, 80

FSP_M_CONFIG, 80	VrVoltageLimit
TxtAcheckRequest	FSP_S_CONFIG, 172
FSP_M_TEST_CONFIG, 88	W T
TxtDprMemoryBase	WarmThresholdCh0Dimm0
FSP_M_CONFIG, 80	FSP_M_CONFIG, 82
TxtDprMemorySize	WarmThresholdCh0Dimm1
FSP_M_CONFIG, 81	FSP_M_CONFIG, 82
TxtEnable	WarmThresholdCh1Dimm0
FSP S CONFIG, 169	FSP_M_CONFIG, 83
TxtHeapMemorySize	WarmThresholdCh1Dimm1
FSP_M_CONFIG, 81	FSP_M_CONFIG, 83
TxtImplemented	WatchDog
FSP_M_CONFIG, 81	FSP_S_CONFIG, 173
TxtLcpPdBase	WatchDogTimerBios
•	FSP_S_CONFIG, 173
FSP_M_CONFIG, 81	WatchDogTimerOs
TxtLcpPdSize	FSP_S_CONFIG, 173
FSP_M_CONFIG, 81	WdtDisableAndLock
UfsEnable 500 CONFIGURE	FSP_M_TEST_CONFIG, 88
FSP_S_CONFIG, 169	XdciEnable
Usb2PhyPehalfbit	
FSP_S_CONFIG, 169	FSP_S_CONFIG, 173
Usb2PhyPetxiset	
FSP_S_CONFIG, 170	
Usb2PhyPredeemp	
FSP_S_CONFIG, 170	
Usb2PhyTxiset	
FSP_S_CONFIG, 170	
Usb3HsioTxDeEmph	
FSP_S_CONFIG, 170	
Usb3HsioTxDeEmphEnable	
FSP_S_CONFIG, 170	
Usb3HsioTxDownscaleAmp	
FSP S CONFIG, 171	
Usb3HsioTxDownscaleAmpEnable	
FSP_S_CONFIG, 171	
UsbPdoProgramming	
FSP_S_CONFIG, 171	
UsbTcPortEn	
FSP_S_CONFIG, 171	
UserBudgetEnable	
FSP_M_CONFIG, 81	
UserThresholdEnable	
FSP_M_CONFIG, 82	
VddVoltage	
FSP_M_CONFIG, 82	
VmdEnable	
FSP_S_CONFIG, 171	
VmdPortA	
FSP_S_CONFIG, 172	
VmdPortB	
FSP_S_CONFIG, 172	
VmdPortC	
FSP_S_CONFIG, 172	
VmdPortD	
FSP_S_CONFIG, 172	
VmxEnable	
FSP_M_CONFIG, 82	