Туре	Operation	Format	Function
ALU	add	add ra rb rd	rd = ra + rb
,,,,,	sub	sub ra rb rd	rd = ra - rb
	lsh	lsh ra rb rd	rd = ra << rb
	rsh	rsh ra rb rd	rd = ra >> rb
	and	and ra rb rd	rd = ra & rb
			rd = ra   rb
	or	or ra rb rd	•
	xor	xor ra rb rd	rd = ra ^ rb
	neg	neg rd	rd = ~rd, rd = ~ra
	addi	addi ra imm rd	rd = ra + imm(x)
	nop	nop	r0 = r0 + 0
	inc	inc rd	rd = rd + imm(1)
	subi	subi ra imm rd	rd = ra - imm(x)
	dec	dec rd	rd = rd - imm(1) rd = ra << imm
	lshi	lshi ra imm rd	
	rshi	rshi ra imm rd	rd = ra >> imm
	not	not rd	rd = !rd, rd = !ra
Branch	beq	beq ra rb tgt [pt]	pc = tgt if ra == rb
	bi	bi tgt	pc = tgt
	bne	bne ra rb tgt [pt]	pc = tgt if ra != rb
	blt	blt ra rb tgt [pt]	pc = tgt if ra < rb
	bgt	bgt ra rb tgt [pt]	pc = tgt if ra > rb
	ble	ble ra rb tgt [pt]	pc = tgt if ra <= rb
	bge	bge ra rb tgt [pt]	pc = tgt if ra >= rb
	bs	bs rspc rb tgt [pt]	pc = tgt if rspc == rb
	bss	bss rspc_a rspc_b tgt [pt]	<pre>pc = tgt if rspc_a == rspc_b</pre>
	beqi	beqi ra imm tgt [pt]	pc = tgt if ra == imm
	bz	bz ra tgt [pt]	pc = tgt if ra == 0
	bneqi	bneqi ra imm tgt [pt]	pc = tgt if ra != imm
	bnz	bnz ra tgt [pt]	pc = tgt if ra != 0
	bsi	bsi rspc imm tgt [pt]	pc = tgt if rspc == imm
Data	mov	mov ra rd	rd = ra
	movsg	mov rspc rd	rd = rspc
	movgs	mov ra rspc	rspc = ra
	ldflags	ldflags ra	MSHR.flags = ra[0+:num_flags]; dst = e_opd_flags
	movfg	mov flag rd	rd[0] = flag
	movgf	mov ra flag	flag = ra[0]
	movpg	mov param gpr	gpr = param
	movgp	mov gpr param	param = gpr
	movi	movi imm rd	rd = imm
	movis	movi imm rspc	rspc = imm
	ldflagsi	ldflagsi imm	MSHR.flags = imm[0+:num_flags]
	clf	clf	<pre>clear MSHR.flags; dst = e_opd_flags</pre>
	movip	movip imm param	param = imm
	clm	clm	clear MSHR
Flag	sf	sf flag	rdflag = 1
	sfz	sfz flag	rdflag = 0
	andf	andf flag flag rd	rd = raflag & rbflag
	orf	orf flag flag rd	rd = raflag   rbflag
	nandf	nandf flag flag rd	rd = !(raflag & rbflag)
	norf	norf flag flag rd	rd = !(raflag   rbflag)
	notf	notf flag rd	rd = ~flag
	bf	bf tgt flag [flag] [pt]	pc = tgt if all flags 1
	bfz	bfz tgt flag [flag] [pt]	pc = tgt if all flags 0
	bfnz	bfnz tgt flag [flag] [pt]	pc = tgt if any flag 1
	bfnot	bfnot tgt flag [flag] [pt]	pc = tgt if any flag not 1
Directory	rdp	rdp addr= <a></a>	<pre>pf = pending_bits[addr];</pre>
cccor y	rdw	rdw addr= <a> lce=<l> lru way=<w> [src=<ra>]</ra></w></l></a>	produce sharers, lru info, etc.
	rde	rde addr= <a> lce=&lt;1&gt; ind_way=<w> [src=<ra>] dst=<rd></rd></ra></w></a>	rd = addr, sharers_states[lce] = state
	wdp	wdp addr= <a> p=&lt;0,1&gt;</a>	pending_bits[addr] +/- 1
	clp	clp addr= <a></a>	pending_bits[addr] = 0
	clr	clr addr= <a> lce=<l></l></a>	clears physical directory row for [addr, lce] pair
	wde	wde addr= <a> lce=<l> way=<w> [src=<ra>] state=<s> [state_imm]</s></ra></w></l></a>	dir[addr, lce] = [tag, state]
	wds	wds addr= <a> lce=&lt;1&gt; way=<w> [src=<ra>] state=<a> [state_imm] wds addr=<a> lce=&lt;1&gt; way=<w> [src=<ra>] state=<a> [state_imm]</a></ra></w></a></a></ra></w></a>	dir[addr, lce] = [, state]

	gad	gad	execute GAD unit
Queue	wfq	wfq queue [queue]	wait for one or more input queues to have valid data
	pushq	pushq queue cmd addr= <a> lce=<l> way=<w> [src=<ra>] wp=&lt;0,1&gt; spec=&lt;0,1&gt;</ra></w></l></a>	push BedRock message on outbound queue
	popq	popq queue [wp]	dequeue message from queue, optionally write pending bit
	poph	poph queue rd	capture fields from message header to CCE state
	popd	popd queue rd	capture 64-bits data from message to rd
	specq	<pre>specq spec_cmd addr_sel [state]</pre>	speculation bits operation
	inv	inv	send INV cmd to all LCE's with block (MSHR.paddr) in S)

## Notes

The Format column describes what the programmer should write in the microcode assembly source file. Arguments surrounded by brackets, e.g., [arg], are optional.