TURBOT Dual-E

Rev: R200

TABLE OF CONTENTS

Page	Index
1	Cover Page
2	Block Diagram
3	CPU-DDI/VGA
4	CPU-DDR3-CHA
5	CPU-DDR3-CHB
6	CPU-PE/HDA/SD/eMMC/Strap
7	CPU-SPI/CLOCK/RTC/PMC/UART
8	CPU-USB/LPC/SMB/I2C
9	CPU-PWR1
10	CPU-PWR2
11	CPU-GND
12	Memory_CHA-1
13	Memory_CHA-2
14	uSD CARD CAGE
15	HDMI / VGA
16	USB3+USB2
17	EXPANSION I/O
18	LAN1 Intel i210/i211
19	LAN2 Intel i210/i211
20	CSI/GPIO Header/UART_DBG
21	PWR BTN / LED / HOLE
22	DC-5VSB/3VSB / VCC / VCC3
23	DC/DC VCORE REGULATOR
24	DC/DC VGFX REGULATOR

DC-DIMM/DDR VTT

_	
Page	Index
26	DC-DC VOLTAGE
27	M.2 Interface (USB 2.0, SIM, SATA)
28	GPIO/HW Mapping
20	0
29	POWER DELIVERY
30	Power Sequence

REVISION HISTORY:

Rev	Date	Notes
X100	2016/04/29	Prototype Release
R100	2016/10/19	Production Release
R200	2016/12/16	Changed M.2 RESET# from 3.3V to 1.8V

This work is licensed under the Creative Commons Attribution-Share Alike 3.0 Unported License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/ or send a letter to

Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.
Minnowboard Turbot Dual-E design derived from Minnowboard Turbot B as Designed by ADI Engineering, A Division of Silicom and Minnowboard MAX as designed by CircuitCo LLC.

All derivative works are to be attributed to ADI Engineering, A Division of Silicom and CircuitCo LLC.

For more information, see http://creativecommons.org/license/results-one?license_code=by-sa

DATE

04/17/2017


ADI ENGINEERING INC. 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM


Turbot Dual i210 Enet / Quad Core E3845 °80200-0141-


For all design files, including bill of materials and gerber files, please visit www.minnowboard.org


SHEET 1 of 30


3










































































6 3 PCH-GPIO function Interrupt mapping INT# port PCIe*1 port Pin Name Power Well Usage Boot Set Function Device GPIO_S5[00] 1P8VSB, 20k,H SOC_GPIO_S5_0 (LSS CONN) GPO LAN INTC# Intel i210/211 port 2 1P8VSB, 20k,H GPIO_S5[01] SOC_GPIO_S5_1 (LSS CONN) GPO GPIO_S5[02] 1P8VSB, 20k,H SOC_GPIO_S5_2 (LSS CONN) GPO mPCIE_WAKEB GPI GPIO_S5[03] 1P8VSB, 20k,H GPO 1P8VSB, 20k,L OPEN GPIO_S5[04] BOM OPTION GPI GPIO_S5[05] 1P8VSB, 20k,L BOM OPTION GPI GPIO_S5[06] 1P8VSB, 20k,L GPIO_S5[07] 1P8VSB, 20k,L BOM OPTION GPI GPO GPIO_S5[08] 1P8VSB, 20k,H HDMI_DC_DC ENABLE GPO 1P8VSB, 20k,H HDMI LD SWITCH ENABLE GPIO_S5[09] GPO GPIO_S5[10] 1P8VSB, 20k,H TXE UNLOCK control GPIO_S0_SC[022] 1P8V, 20k,H OPEN GPO GPIO_S0_SC[023] 1P8V, 20k,H XDP_H_OBSDATA_A0 GPO GPIO_S0_SC[024] 1P8V, 20k,H XDP_H_OBSDATA_A1 GPO GPO GPIO_S0_SC[025] 1P8V, 20k,H XDP_H_OBSDATA_A2 XDP_H_OBSDATA_A3 GPO GPIO_S0_SC[026] 1P8V, 20k,H GPIO_S0_SC[027] 1P8V, 20k,H EXPANSION_BUS GPIO1 GPO GPIO_S0_SC[028] GPO 1P8V, 20k,H EXPANSION_BUS GPIO2 GPO GPIO_S0_SC[029] 1P8V, 20k,H EXPANSION_BUS GPIO3 EXPANSION_BUS GPIO4 GPIO_S0_SC[030] GPO 1P8V, 20k,H GPIO reserved GPO GPIO_S0_SC[058] 1P8V, 20k,L GPIO_S0_SC[059] 1P8V, 20k,L GPIO reserved GPO 1P8V, 20k,L GPIO reserved GPO GPIO_S0_SC[060] GPIO_S0_SC[057] 1P8V, 20k,H Debug Port UART3 TXD UART Debug Port UART3 RXD UART GPIO_S0_SC[061] 1P8V, 20k,H **GPIO/HW MAPPING** ADI ENGINEERING INC. 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM Turbot Dual i210 Enet / Quad Core E3845 ¹⁰80200-0141-SHEET 28 of 30 DATE 12/16/2016 6 5 4 3 2

