TURBOT B

Rev: R200

TABLE OF CONTENTS

Page	Index
1	Cover Page
2	Block Diagram
3	CPU-DDI/VGA
4	CPU-DDR3-CHA
5	CPU-DDR3-CHB
6	CPU-PE/HDA/SD/eMMC/Strap
7	CPU-SPI/CLOCK/RTC/PMC/UART
8	CPU-USB/LPC/SMB/I2C
9	CPU-PWR1
10	CPU-PWR2
11	CPU-GND
12	Memory_CHA-1
13	Memory_CHA-2
14	uSD CARD CAGE
15	HDMI / VGA
16	USB3+USB2
17	EXPANSION I/O
18	LAN Intel i210/i211
19	NOT USED
20	CSI/GPIO Header/UART_DBG
21	PWR BTN / LED / HOLE
22	DC-5VSB/3VSB / VCC / VCC3
23	DC/DC VCORE REGULATOR
24	DC/DC VGFX REGULATOR
25	DC-DIMM/DDR_VTT

Page	Index
26	DC-DC VOLTAGE
27	GPIO/HW Mapping
28	POWER DELIVERY
29	Power Sequence
28 29	POWER DELIVERY Power Sequence

REVISION HISTORY:

Rev	Date	Notes
X001 X002 X003	2016/03/29 2016/03/31 2016/04/01	Initial Design Review BOM Release for Pre-ordering Components Pre-Release Design Review
X100	2016/04/08	Prototype Release
R100	2016/09/08	Production Release
R200	2016/10/27	Post DFx Release Production Release

This work is licensed under the Creative Commons Attribution-Share Alike 3.0 Unported License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/ or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

Minnowboard Turbot design derived from Minnowboard MAX as designed by CircuitCo LLC.

All derivative works are to be attributed to ADI Engineering and CircuitCo LLC.


For more information, see http://creativecommons.org/license/results-one?license_code=by-sa


For all design files, including bill of materials and gerber files, please visit www.minnowboard.org


ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM Turbot B - i210 / Quad Core E3845 NO 80200-0139-R200 SHEET 1 of 29 DATE 10/27/2016


6


3







































































6 3 PCH-GPIO function Interrupt mapping INT# port PCIe*1 port Pin Name Power Well Usage Boot Set Function Device GPIO_S5[00] 1P8VSB, 20k,H SOC_GPIO_S5_0 (LSS CONN) GPO LAN INTC# Intel i210/211 port 2 GPIO_S5[01] 1P8VSB, 20k,H SOC_GPIO_S5_1 (LSS CONN) GPO GPIO_S5[02] 1P8VSB, 20k,H SOC_GPIO_S5_2 (LSS CONN) GPO mPCIE_WAKEB GPI GPIO_S5[03] 1P8VSB, 20k,H GPO 1P8VSB, 20k,L OPEN GPIO_S5[04] BOM OPTION GPI GPIO_S5[05] 1P8VSB, 20k,L BOM OPTION GPI GPIO_S5[06] 1P8VSB, 20k,L GPIO_S5[07] 1P8VSB, 20k,L BOM OPTION GPI GPO GPIO_S5[08] 1P8VSB, 20k,H HDMI_DC_DC ENABLE GPO 1P8VSB, 20k,H HDMI LD SWITCH ENABLE GPIO_S5[09] GPO GPIO_S5[10] 1P8VSB, 20k,H TXE UNLOCK control GPIO_S0_SC[022] 1P8V, 20k,H OPEN GPO GPIO_S0_SC[023] 1P8V, 20k,H XDP_H_OBSDATA_A0 GPO GPIO_S0_SC[024] 1P8V, 20k,H XDP_H_OBSDATA_A1 GPO XDP_H_OBSDATA_A2 GPO GPIO_S0_SC[025] 1P8V, 20k,H XDP_H_OBSDATA_A3 GPO GPIO_S0_SC[026] 1P8V, 20k,H GPIO_S0_SC[027] 1P8V, 20k,H EXPANSION_BUS GPIO1 GPO GPIO_S0_SC[028] GPO 1P8V, 20k,H EXPANSION_BUS GPIO2 GPO GPIO_S0_SC[029] 1P8V, 20k,H EXPANSION_BUS GPIO3 EXPANSION_BUS GPIO4 GPIO_S0_SC[030] GPO 1P8V, 20k,H GPIO reserved GPO GPIO_S0_SC[058] 1P8V, 20k,L GPIO_S0_SC[059] 1P8V, 20k,L GPIO reserved GPO GPIO_S0_SC[060] 1P8V, 20k,L GPIO reserved GPO GPIO_S0_SC[057] 1P8V, 20k,H Debug Port UART3 TXD UART Debug Port UART3 RXD UART GPIO_S0_SC[061] 1P8V, 20k,H **GPIO/HW MAPPING** ADI ENGINEERING 1758 WORTH PARK CHARLOTTESVILLE, VA 22911 WWW.ADIENGINEERING.COM Turbot B - i210 / Quad Core E3845 NO 80200-0139-R200 10/27/2016 SHEET 27 of 29 DATE 6 5 4 3 2

