MINNOW2 BOARD Rev: A1

Index

DC-DC VOLTAGE **GPIO/HW Mapping POWER DELIVERY**

Power Sequence

TABLE OF CONTENTS

Page	Index	Page
1	Cover Page	26
2	Block Diagram	27
3	CPU-DDI/VGA	28
4	CPU-DDR3-CHA	29
5	CPU-DDR3-CHB	
6	CPU-PE/HDA/SD/eMMC/Strap	
7	CPU-SPI/CLOCK/RTC/PMC/UART	
8	CPU-USB/LPC/SMB/I2C	
9	CPU-PWR1	
10	CPU-PWR2	
11	CPU-GND	
12	Memory_CHA-1	
13	Memory_CHA-2	
14	uSD CARD CAGE	
15	HDMI / VGA	
16	USB3+USB2	
17	EXPANSION I/O	
18	LAN RTL8111GS-CG	
19	NOT USED	
20	CSI/GPIO Header/UART_DBG	
21	PWR BTN / LED / HOLE	
22	DC-5VSB/3VSB / VCC / VCC3	
23	DC/DC VCORE/GFX	
24	DC/DC VCORE/GFX MOS	
25	DC-DIMM/DDR_VTT	


REVISION HISTORY:


Rev	Date	Notes					
 А	2014/02/13	INITIAL RELEASE LISTED ADDITIONAL COMPATIBLE PART #'s on ON SPI ROM PAGE20 UPDATED DDR3L PART # on MEM1-MEM4 on PAGES 12-13 LISTED ADDITIONAL COMPATIBLE PART #'s ON DDR3L MEMORIES MEM1-MEM4 on PAGES 12-13					
A 1	2014/05/02	REWORK BOARD to REV_A1					
		PAGE 3 - ADD U39 INVERTER FOR HPD SIGNAL PAGE 6 - ADD R354 (0 OHM RES) to tie SD3_WP with SD3_CD#, DNI J6 HEADER. PAGE 7 - CHANGE R36,R98,R99,R103 = 0 OHMS UPDATE Y1, Y2 SYMBOLS UPDATE D5, D10 SYMBOLS PAGE 8 - CHANGE I2C5/I2C6 BUS NAMES PAGE 11 - TURN AROUND and DNI J2 HEADER, CHANGE MP1 HEATSINK PAGE 12 - UPDATE 0.047uF CAP, SYMBOLS and MEM2/MEM3 SYMBOLS PAGE 13 - UPDATE 0.047uF CAP, 36R0 RES and MEM1/MEM4 SYMBOLS PAGE 14 - CHANGE R182 to 100K and PU to +V1P8S and change R180/R174/R173/R157/R156/R155 to 100K PAGE 15 - DNI R166, CHANGE R28-R30 = 10K PAGE 16 - DNI R115, UPDATE U32, L1/L2 SYMBOLS PAGE 17 - ADD PCIE TEST POINT VIAS (TP19-TP24), ADD +VSB to R18, +V1P8S TO R20, STUFF R21, CHANGE R6 PU FROM +V1P8A to +V1P8S, CHANGE R7 FROM 20K to 1K, CHANGE I2C6_SCL/SDA net names PAGE 18 - UPDATE Y3, J8 SYMBOL, ADD TP17-TP18 TEST POINTS PAGE 20 - UPDATE U3, D8 SYMBOLS, CHANGE R147 to 100K and PU TO +3VSB, UPDATE I2C5_SCL/SDA NET NAMES PAGE 21 - CHANGE BOARD MTG HOLE SYMBOLS to SUPPORT 6-32 screw. PAGE 22 - DNI R289, CHANGE R308 to 33 OHMS PAGE 23 - UPDATE CAP SYMBOLS (C36,C39,C61,C62) PS PH1 OPTIMIZE 1.) CHANGE C76,C77,C37 to LOWER ESR CAP 2.) CHANGE R39 FROM 3.32KOHM to 2.6KOHM 4.) CHANGE R194 FROM 33KOHM to 80.6KOHM 5.) CHANGE R247 FROM 30KOHM to 80.6KOHM 6.) CHANGE R200 FROM 3.6KOHM to 3.32KOHM PAGE 25 - CHANGE C129 TO LOWER ESR CAP PAGE 27 - UPDATE GPIO SETTINGS DOCUMENTATION					
		This work is licensed under the Creative Commons Attribution-Share Alike 3.0 Unported License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/ or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.					
		All derivative works are to be attributed to CircuitCo LLC . For more information, see					
		http://creativecommons.org/license/results-one?license_code=by-sa					


FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG


LICENSE CC-BY-SA


	MINNOWBOARD2								
	Date Modified	DWG NO				Rev			
stc	m Monday, August 25, 201	4 002-00	04205			F	1		
neer	^(s) MINNOW TE	AM	Sheet	1	of	29			



























FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG


LICENSE CC-BY-SA


MINNOWBOARD2 - CPU-PWR1/TPM/LPC Date Modified Custom Monday, August 25, 20 4 002-0004205 Α1 MINNOW TEAM 9 29


1380 Presidential Dr Ste#100 Richardson, TX 75081














FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG


LICENSE CC-BY-SA


MINNOWBOARD2 - uSD CARD CAGE

1380 Presidential Dr Ste#100 Richardson, TX 75081 Custom Monday, August 25, 20 4 002-0004205 A1


Engineer(s) MINNOW_TEAM Sheet 14 of 29









EXPANSION HS CONNECTOR WITH mPCIE, mSATA, 12S AUDIO, GPIO, and XDP I/O









<u> </u>			<u> </u>	-			
							D
							С
							•
							В
				minnow board.or	FOR ALL DE MATERIALS WWW.MINN	ESIGN FILES, INCLUDING E S AND GERBER FILES, PLE IOWBOARD.ORG	BILL OF ASE VISIT
5	4	1	з Г	Printed Circuit Board Solutions 1380 Presidential Dr Ste#100 Richardson, TX 75081	•	BOARD2 - AUDIO-ALC282 DWG NO	NSE CC-BY-SA Rev A1 19 of 29








+PS_5VSB

ADAPTOR POWER LED

D1 PWR_LEDR

CHANGE MTG HOLES TO 6/32

BOARD HOLES - 4 TOTAL - 1 in EACH CORNER






FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG


LICENSE CC-BY-SA


 MINNOWBOARD2 - PWR BTN / LED / HOLES


 Size Custom Monday, August 25, 20 4
 DWG NO 002-0004205
 Rev A1


 Engineer(s)
 MINNOW_TEAM
 Sheet
 21 of
 29











PCH-GPIO function

Pin Name	Power Well	Usage	Boot Set
GPIO_S5[00]	1P8VSB, 20k,H	SOC GPIO S5 0 (LSS CONN)	GPO
GPIO_S5[01]	1P8VSB, 20k,H	SOC_GPIO_S5_1 (LSS CONN)	GPO
GPIO_S5[02]	1P8VSB, 20k,H	SOC GPIO S5 2 (LSS CONN)	GPO
GPIO_S5[03]	1P8VSB, 20k,H	mPCIE_WAKEB	GPI
GPIO_S5[04]	1P8VSB, 20k,L	OPEN	GPO
GPIO_S5[05]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[06]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[07]	1P8VSB, 20k,L	BOM OPTION	GPI
GPIO_S5[8]	1P8VSB, 20k,H	HDMI_DC_DC ENABLE	GPO
GPIO_S5[9]	1P8VSB, 20k,H	HDMI LD SWITCH ENABLE	GPO
GPIO_S5[10]	1P8VSB, 20k,H	TXE UNLOCK control	GPO
GPIO_S0_SC[022]	1P8V, 20k,H	OPEN	GPO
GPIO_S0_SC[023]	1P8V, 20k,H	XDP_H_OBSDATA_A0	GPO
GPIO_S0_SC[024]	1P8V, 20k,H	XDP_H_OBSDATA_A1	GPO
GPIO_S0_SC[025]	1P8V, 20k,H	XDP_H_OBSDATA_A2	GPO
GPIO_S0_SC[026]	1P8V, 20k,H	XDP_H_OBSDATA_A3	GPO
GPIO_S0_SC[027]	1P8V, 20k,H	EXPANSION_BUS GPIO1	GPO
GPIO_S0_SC[028]	1P8V, 20k,H	EXPANSION_BUS GPIO2	GPO
GPIO_S0_SC[029]	1P8V, 20k,H	EXPANSION_BUS GPIO3	GPO
GPIO_S0_SC[030]	1P8V, 20k,H	EXPANSION_BUS GPIO4	GPO
GPIO_S0_SC[058]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[059]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[060]	1P8V, 20k,L	GPIO reserved	GPO
GPIO_S0_SC[057]	1P8V, 20k,H	Debug Port UART3 TXD	UART
GPIO_S0_SC[061]	1P8V, 20k,H	Debug Port UART3 RXD	UART

Signal Name	Function	Default	Strap Exit	Strap Description
GPIO_S0_SC[056]	Legacy	1b	PMC_CORE_PWROK de-asserted	Top Swap (A16 Override) 0 = Top address bit is unchanged 1 = Top address bit is inverted
GPIO_S0_SC[063]	Legacy	1b	PMC_CORE_PWROK de-asserted	BIOS Boot Selection 0 = LPC 1 = SPI
GPIO_S0_SC[065]	Legacy	1b	PMC_CORE_PWROK de-asserted	Security Flash Descriptors 0 = Override 1 = Normal Operation
DDI0_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI0 Detect 0 = DDI0 not detected 1 = DDI0 detected
DDI1_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI1 Detect 0 = DDI1 not detected 1 = DDI1 detected

Interrupt mapping

unction INT# port		PCle*1 port	Device		
 LAN	INTC#	port 2	RTL8111GS-CG		




FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT WWW.MINNOWBOARD.ORG

LICENSE CC-BY-SA

1380 Presidential Dr Ste#100 Richardson, TX 75081

MINNOWBOARD2 - GPIO/HW MAPPING								
Size	Date Modified	DWG NO					Rev	
Cus	tom Monday, August 25, 201	4	002-000)4205				A
Engineer	(S) MINNOW TE	AM		Sheet	27	of	29	



PWR Sequence & RST Diagram 2.2 PS_IN#(3) DRAM S4 PWROK +PS_3VSB 2.1 DRAM_VDD_S4_PWROK (AD42) RSMRST L RSMRST#(B10) 9 PS_OUT_L 18.1 DRAM_CORE_PWROK Switching **EuP** PS_OUT#(7) PWRBTN#(J26) (NB670) **NCT3012S** SLP S4#(F22) 18.2 PMC_CORE_PWROK +5V +PS 5VSB VSB(2) DC-IN SLP S3#(DZntel Bay Trail-M/I PMC_CORE_PWROK(B7) 19 SYS_RESET#(AC3) PCH PLTRST L PLTRST#(F20) 4 SYS5VSB_OFF(8) ICLK_OSCIN(AH12) ICLK_OSCOUT(AH10) +PS_5VSB 5 +5VSB DC-DC **Output Clock** (NMOS) 25MHz 14.3_{+V_DIMM} +1P0A_ENABLE DC-DC +V1P0A +V1P0S DC-DC LAN RTL8111GS **+VCORE PG** (NMOS) 15.1 _{+VDIMM} 7 +V1P8A +1P8A_ENABLE DC-DC DC-DC +V1P35S 1P35V_EN (NMOS) **EXPANSION** 16.1_{+PS_3VSB}, +3VSB_EN DC-DC +3VSB +V1P8S 7.1 DC-DC +V1P8S_EN (NMOS) 10.1 +5VSB 11 +VDIMM Switching SLP_S4_L (NB675) SLP_S3_L 13 +VDIMM_VTT 12.1 SLP_S3_L 13.1 +VCC DC-DC 17.1 _{+V1P8S} minnowboard.org (MOS)_{P3} (13.2 +VCC3 FOR ALL DESIGN FILES, INCLUDING BILL OF MATERIALS AND GERBER FILES, PLEASE VISIT +V1P2S_MIPI DC-DC +V1P2S EN WWW.MINNOWBOARD.ORG LICENSE CC-BY-SA 13.2 +5VSB 14.1 +VCORE Switching (14.2 +VGFX +VCORE PG MINNOWBOARD2 - POWER SEQUENCE +VCC Custom Monday, August 25, 20 4 A1 002-0004205 1380 Presidential Dr Ste#100 Richardson, TX 75081 Engineer(s) MINNOW_TEAM 29 of 29